www.ti.com

SLLS684F - JULY 2006-REVISED FEBRUARY 2012

# LOW-CAPACITANCE 2-CHANNEL ±15-kV ESD-PROTECTION ARRAY FOR HIGH-SPEED DATA INTERFACES

Check for Samples: TPD2E001

### **FEATURES**

- ESD Protection Exceeds
  - ±15-kV Human-Body Model (HBM)
  - ±8-kV IEC 61000-4-2 Contact Discharge
  - ±15-kV IEC 61000-4-2 Air-Gap Discharge
- Low 1.5-pF Input Capacitance
- Low 1-nA (Max) Leakage Current
- Low 1-nA Supply Current
- 0.9-V to 5.5-V Supply-Voltage Range
- Two-Channel Device
- Space-Saving DRL, DRY, and QFN Package Options
- Alternate 3-, 4-, 6-Channel Options Available: TPD3E001, TPD4E001, and TPD6E001

### APPLICATIONS

- USB 2.0
- Ethernet
- FireWire™
- Video
- Cell Phones
- SVGA Video Connections
- Glucose Meters
- Medical Imaging

### **DESCRIPTION/ORDERING INFORMATION**

The TPD2E001 is a low-capacitance  $\pm 15$ -kV ESD-protection diode array designed to protect sensitive electronics attached to communication lines. Each channel consists of a pair of diodes that steer ESD current pulses to  $V_{CC}$  or GND. The TPD2E001 protects against ESD pulses up to  $\pm 15$ -kV Human-Body Model (HBM),  $\pm 8$ -kV Contact Discharge, and  $\pm 15$ -kV Air-Gap Discharge, as specified in IEC 61000-4-2. This device has a 1.5-pF capacitance per channel, making it ideal for use in high-speed data IO interfaces.

The TPD2E001 is a two-channel device intended for USB and USB 2.0 applications.

The TPD2E001 is available in DRL, DRY, and thin QFN packages and is specified for -40°C to 85°C operation.

The 3 x 3 mm DRS package is also available as a non-magnetic package for medical imaging application.

### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(1)</sup> (2)		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	NanoStar™ – WCSP (DSBGA) – YFP (Pb-free)	Tape and reel	TPD2E001YFPR	PREVIEW	
	SOP – DZD	Tape and reel	TPD2E001DZDR	NFGO	
-40°C to 85°C	1.6 × 1.6 SOP (SOT-533) – DRL	Reel of 4000	TPD2E001DRLR	2A_	
	1.45 × 1 SON – DRY	Reel of 5000	TPD2E001DRYR	2A	
	3 × 3 QFN – DRS	Reel of 1000	TPD2E001DRSR	ZWK	
	3 x 3 SON – DRS (Non-Magnetic)	Reel of 250	TPD2E001DRST-NM	ZWKNM	

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoStar is a trademark of Texas Instruments. FireWire is a trademark of Apple Computer, Inc.


<sup>(2)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.





N.C. - Not internally connected

### LOGIC BLOCK DIAGRAM



### **PIN DESCRIPTION**

DRS NO.	DRL NO.	DRY NO.	NAME	FUNCTION
3, 6	3, 5	3, 6	Юx	ESD-protected channel
4	4	4	GND	Ground
1	1	1	V <sub>CC</sub>	Power-supply input. Bypass V <sub>CC</sub> to GND with a 0.1-µF ceramic capacitor.
2, 5	2	2, 5	N.C.	No connection. Not internally connected.
EP			EP	Exposed pad. Connect to GND.

Submit Documentation Feedback

www.ti.com

### ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>			-0.3	7	V
$V_{IO}$			-0.3	$V_{CC} + 0.3$	V
T <sub>stg</sub>	Storage temperature range	-65	150	°C	
$T_{J}$	Junction temperature			150	°C
	Duran tanan anatum (a alda sin a)	Infrared (15 s)		220	**
Bump temperature (soldering)		Vapor phase (60 s)		215	°C
	Lead temperature (soldering, 10 s)			300	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute-maximum-rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $V_{CC}$  = 5 V ± 10%,  $T_A$  = -40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CON	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
$V_{CC}$	Supply voltage			0.9		5.5	V
Icc	Supply current				1	100	nA
V <sub>F</sub>	Diode forward voltage	I <sub>F</sub> = 10 mA	I <sub>F</sub> = 10 mA				V
$V_{BR}$	Breakdown Voltage	I <sub>BR</sub> = 10mA	11			V	
	Channel clamp voltage (2)	T <sub>A</sub> = 25°C, ±15-kV HBM,	Positive transients			V <sub>CC</sub> + 25	
		I <sub>F</sub> = 10 A	Negative transients			-25	
		$T_A = 25^{\circ}C$ ,	Positive transients			V <sub>CC</sub> + 60	
V <sub>C</sub>		$\pm$ 8-kV Contact Discharge (IEC 61000-4-2), I <sub>F</sub> = 24 A	Negative transients			-60	V
		$T_A = 25^{\circ}C$ ,	Positive transients			V <sub>CC</sub> + 100	
		±15-kV Air-Gap Discharge (IEC 61000-4-2), I <sub>F</sub> = 45 A	Negative transients			-100	
I <sub>i/o</sub>	Channel leakage current	$V_{i/o} = GND \text{ to } V_{CC}$				±1	nA
C <sub>i/o</sub>	Channel input capacitance	$V_{CC} = 5 \text{ V}$ , Bias of $V_{CC}/2$			1.5		pF

### **ESD PROTECTION**


PARAMETER	TYP	UNIT
НВМ	±15	kV
IEC 61000-4-2 Contact Discharge	±8	kV
IEC 61000-4-2 Air-Gap Discharge	±15	kV

Product Folder Link(s): TPD2E001


Typical values are at  $V_{CC}$  = 5 V and  $T_A$  = 25°C Channel clamp voltage is not production tested.



### TYPICAL OPERATING CHARACTERISTICS




### IO LEAKAGE CURRENT vs TEMPERATURE





#### APPLICATION INFORMATION



### **Detailed Description**

When placed near the connector, the TPD2E001 ESD solution offers little or no signal distortion during normal operation due to low IO capacitance and ultra-low leakage current specifications. The TPD2E001 ensures that the core circuitry is protected and the system is functioning properly in the event of an ESD strike. For proper operation, the following layout/ design guidelines should be followed:

- 1. Place the TPD2E001 solution close to the connector. This allows the TPD2E001 to take away the energy associated with ESD strike before it reaches the internal circuitry of the system board.
- 2. Place a 0.1-µF capacitor very close to the V<sub>CC</sub> pin. This limits any momentary voltage surge at the IO pin during the ESD strike event.
- 3. Make sure that there is enough metallization for the  $V_{CC}$  and GND loop. During normal operation, the TPD2E001 consumes nA leakage current. But during the ESD event,  $V_{CC}$  and GND may see 15 A to 30 A of current, depending on the ESD level. Sufficient current path enables safe discharge of all the energy associated with the ESD strike.
- 4. Leave the unused IO pins floating.
- 5. The V<sub>CC</sub> pin can be connected in two different ways:
  - (a) If the  $V_{CC}$  pin is connected to the system power supply, the TPD2E001 works as a transient suppressor for any signal swing above  $V_{CC}$  +  $V_F$ . A 0.1- $\mu F$  capacitor on the device  $V_{CC}$  pin is recommended for ESD
  - (b) If the V<sub>CC</sub> pin is not connected to the system power supply, the TPD2E001 can tolerate higher signal swing in the range up to 10 V. Please note that a 0.1-µF capacitor is still recommended at the V<sub>CC</sub> pin for ESD bypass.

Copyright © 2006-2012, Texas Instruments Incorporated



### **REVISION HISTORY**

CI	hanges from Revision E (June 2008) to Revision F	Page
•	Added Medical Imaging to Applications.	1
•	Added "The 3x3 mm DRS package is also available as a non-magnetic package for medical imaging application." to the description.	
•	Added 3 x 3 SON – DRS (Non-Magnetic) package to Ordering Information table.	





w.ti.com 15-Dec-2011

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TPD2E001DRLR	ACTIVE	SOT	DRL	5	4000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	
TPD2E001DRLRG4	ACTIVE	SOT	DRL	5	4000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	
TPD2E001DRSR	ACTIVE	SON	DRS	6	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPD2E001DRST-NM	ACTIVE	SON	DRS	6	250	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	
TPD2E001DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPD2E001DRYRG4	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPD2E001DZDR	ACTIVE	SOP	DZD	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



### **PACKAGE OPTION ADDENDUM**

15-Dec-2011

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPD2E001:

Automotive: TPD2E001-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## PACKAGE MATERIALS INFORMATION


www.ti.com 18-Feb-2012

### TAPE AND REEL INFORMATION

### **REEL DIMENSIONS**



### **TAPE DIMENSIONS**




A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD2E001DRLR	SOT	DRL	5	4000	180.0	9.0	1.75	1.75	0.9	4.0	8.0	Q3
TPD2E001DRLR	SOT	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
TPD2E001DRSR	SON	DRS	6	1000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPD2E001DRST-NM	SON	DRS	6	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPD2E001DRYR	SON	DRY	6	5000	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPD2E001DZDR	SOP	DZD	4	3000	179.0	8.4	3.15	2.6	1.2	4.0	8.0	Q3

www.ti.com 18-Feb-2012




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD2E001DRLR	SOT	DRL	5	4000	182.0	182.0	20.0
TPD2E001DRLR	SOT	DRL	5	4000	202.0	201.0	28.0
TPD2E001DRSR	SON	DRS	6	1000	346.0	346.0	29.0
TPD2E001DRST-NM	SON	DRS	6	250	210.0	185.0	35.0
TPD2E001DRYR	SON	DRY	6	5000	203.0	203.0	35.0
TPD2E001DZDR	SOP	DZD	4	3000	203.0	203.0	35.0

## DRL (R-PDSO-N5)

## PLASTIC SMALL OUTLINE



NOTES:


- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs.

  Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.
- D. JEDEC package registration is pending.



## DRL (R-PDSO-N5)

### PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



## DRS (S-PWSON-N6)

## PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.

  - SON (Small Outline No—Lead) package configuration.
    The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



## DRS (S-PWSON-N6)


### PLASTIC SMALL OUTLINE NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4207663/E 07/11

NOTE: All linear dimensions are in millimeters



## DRS (S-PWSON-N6)

## PLASTIC SMALL OUTLINE NO-LEAD




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">https://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



## DZD (R-PDSO-G4)

## PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- 3. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion not to exceed 0.25 per side.
- Falls within JEDEC TO—253 variation AA, except minimum foot length and minimum seating height.



## DZD (R-PDSO-G4)




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.




## DZD (R-PDSO-G4)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.

The exposed lead frame feature on side of package may or may not be present due to alternative lead frame designs.


E. This package complies to JEDEC MO-287 variation UFAD.

 $frac{f}{K}$  See the additional figure in the Product Data Sheet for details regarding the pin 1 identifier shape.



## DRY (S-PUSON-N6)

### PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
  - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
  - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

**Applications** 

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Products** 

Wireless Connectivity

#### Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications dataconverter.ti.com Computers and Peripherals www.ti.com/computers **Data Converters DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt www.ti.com/space-avionics-defense power.ti.com Space, Avionics and Defense Microcontrollers Video and Imaging microcontroller.ti.com www.ti.com/video www.ti-rfid.com **OMAP Mobile Processors** www.ti.com/omap

TI E2E Community Home Page

www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated

e2e.ti.com