


## FEATURES

- Specified Break-Before-Make Switching
- Low ON-State Resistance (0.75 Ω Max)
- Control Inputs Reference to  $V_{IO}$
- Low Charge Injection
- Excellent ON-State Resistance Matching
- Low Total Harmonic Distortion (THD)
- 2.25-V to 5.5-V Power Supply ( $V_+$ )
- 1.65-V to 1.95-V Logic Supply ( $V_{IO}$ )
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)
  - 300-V Machine Model (A115-A)
- COM Inputs
  - 8000-V Human-Body Model (A114-B, Class II)
  - ±15-kV Contact Discharge (IEC 61000-4-2)

## APPLICATIONS

- Cell Phones
- PDAs
- Portable Instrumentation

YZT PACKAGE<sup>(1)</sup>  
(BOTTOM VIEW)



<sup>(1)</sup>The GND balls are internally connected.

	A	B	C	D
1	IN1	NO1	COM1	NC1
2	VIO	GND	GND	V+
3	IN2	NO2	COM2	NC2

## DESCRIPTION

The TS5A26542 is a dual single-pole double-throw (SPDT) analog switch that is designed to operate from 2.25 V to 5.5 V. The device offers a low ON-state resistance with an excellent channel-to-channel ON-state resistance matching, and the break-before-make feature to prevent signal distortion during the transferring of a signal from one path to the another. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable audio applications.

The TS5A26542 has a separate logic supply pin ( $V_{IO}$ ) that operates from 1.65 V to 1.95 V.  $V_{IO}$  powers the control circuitry, which allows the TS5A26542 to be controlled by 1.8-V signals.

## ORDERING INFORMATION

$T_A$	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>(2)</sup>
–40°C to 85°C	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZT (Pb-free) 0.625-mm max height	Reel of 3000	TS5A26542YZTR	_ _ _ JN7 _

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at [www.ti.com](http://www.ti.com).

(2) YZT: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoFree is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2006–2007, Texas Instruments Incorporated

**TS5A26542**  
**0.75-Ω DUAL SPDT ANALOG SWITCH**  
**WITH INPUT LOGIC TRANSLATION**

SCDS232B–JUNE 2006–REVISED APRIL 2007

**SUMMARY OF CHARACTERISTICS<sup>(1)</sup>**

Configuration	2:1 Multiplexer/Demultiplexer (2 × SPDT)
Number of channels	2
ON-state resistance ( $r_{on}$ )	0.75 Ω max
ON-state resistance match ( $\Delta r_{on}$ )	0.1 Ω max
ON-state resistance flatness ( $r_{on(flat)}$ )	0.1 Ω max
Turn-on/turn-off time ( $t_{ON}/t_{OFF}$ )	25 ns/20 ns
Charge injection ( $Q_C$ )	15 pC
Bandwidth (BW)	43 MHz
OFF isolation ( $O_{ISO}$ )	−63 dB at 1 MHz
Crosstalk ( $X_{TALK}$ )	−63 dB at 1 MHz
Total harmonic distortion (THD)	0.004%
Leakage current ( $I_{NO(OFF)}/I_{NC(OFF)}$ )	20 nA
Package option	12-pin WCSP

(1)  $V_+ = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

**FUNCTION TABLE**

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
H	OFF	ON

**Absolute Maximum Ratings<sup>(1)(2)</sup>**

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>+</sub> V <sub>IO</sub>	Supply voltage range <sup>(3)</sup>		−0.5	6.5	V
V <sub>NC</sub> V <sub>NO</sub> V <sub>COM</sub>	Analog voltage range <sup>(3)(4)(5)</sup>		−0.5	V <sub>+</sub> + 0.5	V
I <sub>I/OK</sub>	Analog port diode current <sup>(6)</sup>	V <sub>NO</sub> , V <sub>NC</sub> , V <sub>COM</sub> < 0 or V <sub>NO</sub> , V <sub>NC</sub> , V <sub>COM</sub> > V <sub>+</sub>	−50	50	mA
I <sub>NC</sub> I <sub>NO</sub> I <sub>COM</sub>	ON-state switch current	V <sub>NO</sub> , V <sub>NC</sub> , V <sub>COM</sub> = 0 to V <sub>+</sub>	−200	200	mA
	ON-state peak switch current <sup>(7)</sup>		−400	400	
V <sub>I</sub>	Digital input voltage range <sup>(3)(4)</sup>		−0.5	6.5	V
I <sub>IK</sub>	Digital input clamp current	V <sub>I</sub> < 0	−50		mA
I <sub>+</sub> I <sub>GND</sub>	Continuous current through V <sub>+</sub> or GND		−100	100	mA
θ <sub>JA</sub>	Package thermal impedance <sup>(8)</sup>			102	°C/W
T <sub>stg</sub>	Storage temperature range		−65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (5) This value is limited to 5.5 V maximum.
- (6) Requires clamp diodes on analog port to  $V_+$
- (7) Pulse at 1-ms duration <10% duty cycle
- (8) The package thermal impedance is calculated in accordance with JESD 51-7.

## Electrical Characteristics for 5-V Supply<sup>(1)</sup>

$V_+ = 4.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{IO} = 1.65 \text{ V to } 1.95 \text{ V}$ ,  $T_A = -40^\circ\text{C to } 85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	$T_A$	$V_+$	MIN	TYP	MAX	UNIT
<b>Analog Switch</b>								
Analog signal range	$V_{COM}, V_{NO}$				0		$V_+$	V
ON-state resistance	$r_{on}$	$V_{NO} \text{ or } V_{NC} = 2.5 \text{ V}$ , $I_{COM} = -100 \text{ mA}$ , Switch ON, See <a href="#">Figure 14</a>	25°C Full	4.5 V	0.5	0.75	0.8	Ω
ON-state resistance match between channels	$\Delta r_{on}$	$V_{NO} \text{ or } V_{NC} = 2.5 \text{ V}$ , $I_{COM} = -100 \text{ mA}$ , Switch ON, See <a href="#">Figure 14</a>	25°C Full	4.5 V	0.05	0.1	0.1	Ω
ON-state resistance flatness	$r_{on(flat)}$	$0 \leq (V_{NO} \text{ or } V_{NC}) \leq V_+$ , $I_{COM} = -100 \text{ mA}$ , Switch ON, See <a href="#">Figure 14</a>	25°C	4.5 V	0.1			Ω
		$V_{NO} \text{ or } V_{NC} = 1 \text{ V, } 1.5 \text{ V}$ , 2.5 V, $I_{COM} = -100 \text{ mA}$ , Switch ON, See <a href="#">Figure 14</a>	25°C Full	4.5 V	0.1	0.25	0.25	Ω
NO, NC OFF leakage current	$I_{NO(OFF)}, I_{NC(OFF)}$	$V_{NO} = 1 \text{ V, } 4.5 \text{ V}$ , $V_{COM} = 4.5 \text{ V, } 1 \text{ V}$ , $V_{NC} = \text{Open}$ , or $V_{NC} = 1 \text{ V, } 4.5 \text{ V}$ , $V_{COM} = 4.5 \text{ V, } 1 \text{ V}$ , $V_{NO} = \text{Open}$ , Switch OFF, See <a href="#">Figure 15</a>	25°C Full	5.5 V	-20	2	20	nA
NC, NO ON leakage current	$I_{NO(ON)}$	$V_{NO} = 1 \text{ V, } 4.5 \text{ V}$ , $V_{NC} \text{ and } V_{COM} = \text{Open}$ , or $V_{NC} = 1 \text{ V, } 4.5 \text{ V}$ , $V_{NO} \text{ and } V_{COM} = \text{Open}$ , Switch ON, See <a href="#">Figure 16</a>	25°C Full	5.5 V	-20	2	20	nA
COM ON leakage current	$I_{COM(ON)}$	$V_{COM} = 1 \text{ V}$ , $V_{NO} \text{ and } V_{NC} = \text{Open}$ , or $V_{COM} = 4.5 \text{ V}$ , $V_{NO} \text{ and } V_{NC} = \text{Open}$ , See <a href="#">Figure 16</a>	25°C Full	5.5 V	-20	2	20	nA
<b>Digital Control Inputs (IN1, IN2)<sup>(2)</sup></b>								
Input logic high	$V_{IH}$	$V_{IO} = 1.65 \text{ V to } 1.95 \text{ V}$	Full		$0.65 \times V_{IO}$		$V_{IO}$	V
Input logic low	$V_{IL}$	$V_{IO} = 1.65 \text{ V to } 1.95 \text{ V}$	Full		0	$0.35 \times V_{IO}$		V
Input leakage current	$I_{IH}, I_{IL}$	$V_I = V_{IO} \text{ or } 0$	25°C Full	5.5 V	-2		2	nA
					-20		20	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at  $V_{IO}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**TS5A26542**  
**0.75-Ω DUAL SPDT ANALOG SWITCH**  
**WITH INPUT LOGIC TRANSLATION**

SCDS232B–JUNE 2006–REVISED APRIL 2007

**Electrical Characteristics for 5-V Supply<sup>(1)</sup> (continued)**

$V_+ = 4.5\text{ V to }5.5\text{ V}$ ,  $V_{IO} = 1.65\text{ V to }1.95\text{ V}$ ,  $T_A = -40^\circ\text{C to }85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		T <sub>A</sub>	V+	MIN	TYP	MAX	UNIT
Dynamic									
Turn-on time	t <sub>ON</sub>	V <sub>COM</sub> = V <sub>+</sub> , R <sub>L</sub> = 50 Ω,	C <sub>L</sub> = 35 pF, See <a href="#">Figure 18</a>	25°C	5 V	1	12.5	25	ns
				Full	4.5 V			30	
Turn-off time	t <sub>OFF</sub>	V <sub>COM</sub> = V <sub>+</sub> , R <sub>L</sub> = 50 Ω,	C <sub>L</sub> = 35 pF, See <a href="#">Figure 18</a>	25°C	5 V	1	9.5	20	ns
				Full	4.5 V			25	
Break-before-make time	t <sub>BBM</sub>	V <sub>NC</sub> = V <sub>NO</sub> = V <sub>+</sub> /2, R <sub>L</sub> = 50 Ω,	C <sub>L</sub> = 35 pF, See <a href="#">Figure 19</a>	25°C	5 V	1	5	10	ns
				Full	4.5 V	1		12	
Charge injection	Q <sub>C</sub>	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0,	C <sub>L</sub> = 1 nF, See <a href="#">Figure 23</a>	25°C	5 V		15		pC
NO OFF capacitance	C <sub>NO(OFF)</sub>	V <sub>NO</sub> = V <sub>+</sub> or GND, Switch OFF,	See <a href="#">Figure 17</a>	25°C	5 V		37		pF
NC, NO ON capacitance	C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	V <sub>NC</sub> or V <sub>NO</sub> = V <sub>+</sub> or GND, Switch ON,	See <a href="#">Figure 17</a>	25°C	5 V		130		pF
COM ON capacitance	C <sub>COM(ON)</sub>	V <sub>COM</sub> = V <sub>+</sub> or GND, Switch ON,	See <a href="#">Figure 17</a>	25°C	5 V		130		pF
Digital input capacitance	C <sub>I</sub>	V <sub>I</sub> = V <sub>IO</sub> or GND,	See <a href="#">Figure 17</a>	25°C	5 V		6.5		pF
Bandwidth	BW	R <sub>L</sub> = 50 Ω, Switch ON,	See <a href="#">Figure 20</a>	25°C	5 V		43		MHz
OFF isolation	O <sub>ISO</sub>	R <sub>L</sub> = 50 Ω, f = 1 MHz,	See <a href="#">Figure 21</a>	25°C	5 V		–63		dB
Crosstalk	X <sub>TALK</sub>	R <sub>L</sub> = 50 Ω, f = 1 MHz,	See <a href="#">Figure 22</a>	25°C	5 V		–63		dB
Total harmonic distortion	THD	R <sub>L</sub> = 600 Ω, C <sub>L</sub> = 50 pF,	f = 20 Hz to 20 kHz, See <a href="#">Figure 24</a>	25°C	5 V		0.004		%
Supply									
Positive supply current	I <sub>+</sub>	V <sub>I</sub> = V <sub>IO</sub> or GND		25°C	5.5 V		5.5	100	nA
				Full				750	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

## Electrical Characteristics for 3.3-V Supply<sup>(1)</sup>

$V_+ = 3\text{ V}$  to  $3.6\text{ V}$ ,  $V_{IO} = 1.65\text{ V}$  to  $1.95\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	$T_A$	$V_+$	MIN	TYP	MAX	UNIT
<b>Analog Switch</b>								
Analog signal range	$V_{COM}, V_{NO}$				0		$V_+$	V
ON-state resistance	$r_{on}$	$V_{NO}$ or $V_{NC} = 2\text{ V}$ , $I_{COM} = -100\text{ mA}$ , Switch ON, See <a href="#">Figure 14</a>	25°C Full	3 V	0.75		0.9 1.2	Ω
ON-state resistance match between channels	$\Delta r_{on}$	$V_{NO}$ or $V_{NC} = 2\text{ V}$ , $0.8\text{ V}$ , $I_{COM} = -100\text{ mA}$ , Switch ON, See <a href="#">Figure 14</a>	25°C Full	3 V	0.1		0.15 0.15	Ω
ON-state resistance flatness	$r_{on(flat)}$	$0 \leq (V_{NO} \text{ or } V_{NC}) \leq V_+$ , $I_{COM} = -100\text{ mA}$ , Switch ON, See <a href="#">Figure 14</a>	25°C	3 V	0.2			Ω
		$V_{NO}$ or $V_{NC} = 0.8\text{ V}$ , $2\text{ V}$ , $I_{COM} = -100\text{ mA}$ , Switch ON, See <a href="#">Figure 14</a>	25°C Full		0.1		0.3 0.3	
NO, NC OFF leakage current	$I_{NO(OFF)}, I_{NC(OFF)}$	$V_{NO} = 1\text{ V}$ , $3\text{ V}$ , $V_{COM} = 3\text{ V}$ , $1\text{ V}$ , $V_{NC} = \text{Open}$ , or $V_{NC} = 1\text{ V}$ , $3\text{ V}$ , $V_{COM} = 3\text{ V}$ , $1\text{ V}$ , $V_{NO} = \text{Open}$ , Switch OFF, See <a href="#">Figure 15</a>	25°C Full	3.6 V	-20 -50	2	20 50	nA
NC, NO ON leakage current	$I_{NO(ON)}$	$V_{NO} = 1\text{ V}$ , $3\text{ V}$ , $V_{NC}$ and $V_{COM} = \text{Open}$ , or $V_{NC} = 1\text{ V}$ , $3\text{ V}$ , $V_{COM}$ and $V_{NO} = \text{Open}$ , Switch ON, See <a href="#">Figure 16</a>	25°C Full	3.6 V	-10 30	2	10 30	nA
COM ON leakage current	$I_{COM(ON)}$	$V_{COM} = 1\text{ V}$ , $V_{NO}$ and $V_{NC} = \text{Open}$ , or $V_{COM} = 3\text{ V}$ , $V_{NO}$ and $V_{NC} = \text{Open}$ , See <a href="#">Figure 16</a>	25°C Full	3.6 V	-10 -30	2	10 30	nA
<b>Digital Control Inputs (IN1, IN2)<sup>(2)</sup></b>								
Input logic high	$V_{IH}$	$V_{IO} = 1.65\text{ V}$ to $1.95\text{ V}$	Full		$0.65 \times V_{IO}$		$V_{IO}$	V
Input logic low	$V_{IL}$	$V_{IO} = 1.65\text{ V}$ to $1.95\text{ V}$	Full		0		$0.35 \times V_{IO}$	V
Input leakage current	$I_{IH}, I_{IL}$	$V_I = V_{IO}$ or 0	25°C Full	3.6 V	-2 -20		2 20	nA

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at  $V_{IO}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**TS5A26542**  
**0.75-Ω DUAL SPDT ANALOG SWITCH**  
**WITH INPUT LOGIC TRANSLATION**

SCDS232B–JUNE 2006–REVISED APRIL 2007

**Electrical Characteristics for 3.3-V Supply<sup>(1)</sup> (continued)**

$V_+ = 3\text{ V}$  to  $3.6\text{ V}$ ,  $V_{IO} = 1.65\text{ V}$  to  $1.95\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	$T_A$	$V_+$	MIN	TYP	MAX	UNIT
<b>Dynamic</b>								
Turn-on time	$t_{ON}$	$V_{COM} = V_+$ , $R_L = 50\ \Omega$ , $C_L = 35\text{ pF}$ , See Figure 18	25°C	3.3 V	5	15	30	ns
			Full	3 V	3		35	
Turn-off time	$t_{OFF}$	$V_{COM} = V_+$ , $R_L = 50\ \Omega$ , $C_L = 35\text{ pF}$ , See Figure 18	25°C	3.3 V	1	9	20	ns
			Full	3 V	1		25	
Break-before-make time	$t_{BBM}$	$V_{NC} = V_{NO} = V_+/2$ , $R_L = 50\ \Omega$ , $C_L = 35\text{ pF}$ , See Figure 19	25°C	3.3 V	1	8	13	ns
			Full	3 V	1		15	
Charge injection	$Q_C$	$V_{GEN} = 0$ , $R_{GEN} = 0$ , $C_L = 1\text{ nF}$ , See Figure 23	25°C	3.3 V		6.5		pC
NO OFF capacitance	$C_{NO(OFF)}$	$V_{NO} = V_+$ or GND, Switch OFF, See Figure 17	25°C	3.3 V		38		pF
NC, NO ON capacitance	$C_{NC(ON)}$ , $C_{NO(ON)}$	$V_{NC}$ or $V_{NO} = V_+$ or GND, Switch ON, See Figure 17	25°C	3.3 V		133		pF
COM ON capacitance	$C_{COM(ON)}$	$V_{COM} = V_+$ or GND, Switch ON, See Figure 17	25°C	3.3 V		133		pF
Digital input capacitance	$C_I$	$V_I = V_{IO}$ or GND, See Figure 17	25°C	3.3 V		6.5		pF
Bandwidth	BW	$R_L = 50\ \Omega$ , Switch ON, See Figure 20	25°C	3.3 V		42		MHz
OFF isolation	$O_{ISO}$	$R_L = 50\ \Omega$ , $f = 1\text{ MHz}$ , See Figure 21	25°C	3.3 V		–63		dB
Crosstalk	$X_{TALK}$	$R_L = 50\ \Omega$ , $f = 1\text{ MHz}$ , See Figure 22	25°C	3.3 V		–63		dB
Total harmonic distortion	THD	$R_L = 600\ \Omega$ , $C_L = 50\text{ pF}$ , $f = 20\text{ Hz}$ to $20\text{ kHz}$ , See Figure 24	25°C	3.3 V		0.004		%
<b>Supply</b>								
Positive supply current	$I_+$	$V_I = V_{IO}$ or GND	25°C	3.6 V		10	50	nA
			Full				300	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

## Electrical Characteristics for 2.5-V Supply<sup>(1)</sup>

$V_+ = 2.25\text{ V to }2.75\text{ V}$ ,  $V_{IO} = 1.65\text{ V to }1.95\text{ V}$ ,  $T_A = -40^\circ\text{C to }85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		T <sub>A</sub>	V <sub>+</sub>	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	V <sub>COM</sub> , V <sub>NO</sub>					0		V <sub>+</sub>	V
ON-state resistance	r <sub>on</sub>	V <sub>NO</sub> or V <sub>NC</sub> = 1.8 V, I <sub>COM</sub> = −100 mA, Switch ON, See Figure 14	25°C	2.25 V	1		1.3	Ω	
			Full		1.6				
ON-state resistance match between channels	Δr <sub>on</sub>	V <sub>NO</sub> or V <sub>NC</sub> = 1.8 V, 0.8 V, I <sub>COM</sub> = −100 mA, Switch ON, See Figure 14	25°C	2.25 V	0.15		0.2	Ω	
			Full		0.2				
ON-state resistance flatness	r <sub>on(flat)</sub>	0 ≤ (V <sub>NO</sub> or V <sub>NC</sub> ) ≤ V <sub>+</sub> , I <sub>COM</sub> = −100 mA, Switch ON, See Figure 14	25°C	2.25 V	0.5		Ω		
			25°C		0.25			0.5	
			Full		0.6				
NO, NC OFF leakage current	I <sub>NO(OFF)</sub> , I <sub>NC(OFF)</sub>	V <sub>NO</sub> = 0.5 V, 2.2 V, V <sub>COM</sub> = 2.2 V, 0.5 V, V <sub>NC</sub> = Open, or V <sub>NC</sub> = 0.5 V, 2.2 V, V <sub>COM</sub> = 2.2 V, 0.5 V, V <sub>NO</sub> = Open, Switch OFF, See Figure 15	25°C	2.75 V	−20	2	20	nA	
			Full		−50		50		
NC, NO ON leakage current	I <sub>NO(ON)</sub>	V <sub>NO</sub> = 0.5 V, 2.2 V, V <sub>NC</sub> and V <sub>COM</sub> = Open, or V <sub>NC</sub> = 0.5 V, 2.2 V, V <sub>NO</sub> and V <sub>COM</sub> = Open, Switch ON, See Figure 16	25°C	2.75 V	−10	2	10	nA	
			Full		−20		20		
COM ON leakage current	I <sub>COM(ON)</sub>	V <sub>COM</sub> = 0.5 V, V <sub>NO</sub> and V <sub>NC</sub> = Open, or V <sub>COM</sub> = 2.2 V, V <sub>NO</sub> and V <sub>NC</sub> = Open, Switch ON, See Figure 16	25°C	2.75 V	−10	2	10	nA	
			Full		−50		50		
Digital Control Inputs (IN1, IN2) <sup>(2)</sup>									
Input logic high	V <sub>IH</sub>	V <sub>IO</sub> = 1.65 V to 1.95 V		Full		0.65 × V <sub>IO</sub>		V <sub>IO</sub>	V
Input logic low	V <sub>IL</sub>	V <sub>IO</sub> = 1.65 V to 1.95 V		Full		0		0.35 × V <sub>IO</sub>	V
Input leakage current	I <sub>IH</sub> , I <sub>IL</sub>	V <sub>I</sub> = V <sub>IO</sub> or 0		25°C	2.75 V	−2		2	nA
				Full		−20		20	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at  $V_{IO}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**TS5A26542**  
**0.75-Ω DUAL SPDT ANALOG SWITCH**  
**WITH INPUT LOGIC TRANSLATION**

SCDS232B–JUNE 2006–REVISED APRIL 2007

**Electrical Characteristics for 2.5-V Supply<sup>(1)</sup> (continued)**

$V_+ = 2.25\text{ V to }2.75\text{ V}$ ,  $V_{IO} = 1.65\text{ V to }1.95\text{ V}$ ,  $T_A = -40^\circ\text{C to }85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		T <sub>A</sub>	V+	MIN	TYP	MAX	UNIT
Dynamic									
Turn-on time	t <sub>ON</sub>	V <sub>COM</sub> = V <sub>+</sub> , R <sub>L</sub> = 50 Ω,	C <sub>L</sub> = 35 pF, See <a href="#">Figure 18</a>	25°C	2.5 V	5	20	35	ns
				Full	2.25 V	5		40	
Turn-off time	t <sub>OFF</sub>	V <sub>COM</sub> = V <sub>+</sub> , R <sub>L</sub> = 50 Ω,	C <sub>L</sub> = 35 pF, See <a href="#">Figure 18</a>	25°C	2.5 V	2	10	20	ns
				Full	2.25 V	2		25	
Break-before-make time	t <sub>BBM</sub>	V <sub>NC</sub> = V <sub>NO</sub> = V <sub>+</sub> /2, R <sub>L</sub> = 50 Ω,	C <sub>L</sub> = 35 pF, See <a href="#">Figure 19</a>	25°C	2.5 V	1	11	20	ns
				Full	2.25 V	1		25	
Charge injection	Q <sub>C</sub>	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0,	C <sub>L</sub> = 1 nF, See <a href="#">Figure 23</a>	25°C	2.5 V		5		pC
NO OFF capacitance	C <sub>NO(OFF)</sub>	V <sub>NO</sub> = V <sub>+</sub> or GND, Switch OFF,	See <a href="#">Figure 17</a>	25°C	2.5 V		38		pF
NC, NO ON capacitance	C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	V <sub>NC</sub> or V <sub>NO</sub> = V <sub>+</sub> or GND, Switch ON,	See <a href="#">Figure 17</a>	25°C	2.5 V		135		pF
COM ON capacitance	C <sub>COM(ON)</sub>	V <sub>COM</sub> = V <sub>+</sub> or GND, Switch ON,	See <a href="#">Figure 17</a>	25°C	2.5 V		135		pF
Digital input capacitance	C <sub>I</sub>	V <sub>I</sub> = V <sub>IO</sub> or GND,	See <a href="#">Figure 17</a>	25°C	2.5 V		6.5		pF
Bandwidth	BW	R <sub>L</sub> = 50 Ω, Switch ON,	See <a href="#">Figure 20</a>	25°C	2.5 V		40		MHz
OFF isolation	O <sub>ISO</sub>	R <sub>L</sub> = 50 Ω, f = 1 MHz,	See <a href="#">Figure 21</a>	25°C	2.5 V		–63		dB
Crosstalk	X <sub>TALK</sub>	R <sub>L</sub> = 50 Ω, f = 1 MHz,	See <a href="#">Figure 22</a>	25°C	2.5 V		–63		dB
Total harmonic distortion	THD	R <sub>L</sub> = 600 Ω, C <sub>L</sub> = 50 pF,	f = 20 Hz to 20 kHz, See <a href="#">Figure 24</a>	25°C	2.5 V		0.008		%
Supply									
Positive supply current	I <sub>+</sub>	V <sub>I</sub> = V <sub>IO</sub> or GND		25°C	2.75 V		10	25	nA
				Full				100	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



## TYPICAL PERFORMANCE




Figure 1.  $r_{on}$  vs  $V_{COM}$  ( $V_+ = 2.5$  V)




Figure 2.  $r_{on}$  vs  $V_{COM}$  ( $V_+ = 3.3$  V)




Figure 3.  $r_{on}$  vs  $V_{COM}$  ( $V_+ = 5$  V)




Figure 4. Leakage Current vs Temperature ( $V_+ = 5$  V)




Figure 5.  $I_+$  vs Temperature ( $V_+ = 5$  V)




Figure 6. Charge Injection ( $Q_C$ ) vs  $V_{COM}$

## TYPICAL PERFORMANCE (continued)




Figure 7.  $t_{ON}/t_{OFF}$  vs Supply Voltage




Figure 8.  $t_{ON}/t_{OFF}$  vs Temperature ( $V_+ = 5$  V)




Figure 9. Gain vs Frequency ( $V_+ = 5$  V)




Figure 10. Crosstalk vs Frequency ( $V_+ = 5$  V)




Figure 11. OFF Isolation vs Frequency ( $V_+ = 5$  V)




Figure 12. Total Harmonic Distortion vs Frequency ( $V_+ = 2.5$  V)

TYPICAL PERFORMANCE (continued)




Figure 13.  $V_{IO}$  Thresholds

## PARAMETER MEASUREMENT INFORMATION




Figure 14. ON-State Resistance ( $r_{on}$ )




Figure 15. OFF-State Leakage Current ( $I_{COM(OFF)}$ ,  $I_{NC(OFF)}$ ,  $I_{COM(PWROFF)}$ ,  $I_{NC(PWRFF)}$ )




Figure 16. ON-State Leakage Current ( $I_{COM(ON)}$ ,  $I_{NC(ON)}$ )

## PARAMETER MEASUREMENT INFORMATION (continued)





Figure 17. Capacitance ( $C_I$ ,  $C_{COM(OFF)}$ ,  $C_{COM(ON)}$ ,  $C_{NC(OFF)}$ ,  $C_{NC(ON)}$ )




(1) All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r < 5$  ns,  $t_f < 5$  ns.

(2)  $C_L$  includes probe and jig capacitance.


Figure 18. Turn-On ( $t_{ON}$ ) and Turn-Off Time ( $t_{OFF}$ )

## PARAMETER MEASUREMENT INFORMATION (continued)



- (1) All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r < 5 \text{ ns}$ ,  $t_f < 5 \text{ ns}$ .  
(2)  $C_L$  includes probe and jig capacitance.

**Figure 19. Break-Before-Make Time ( $t_{BBM}$ )**



**Figure 20. Bandwidth (BW)**

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 21. OFF Isolation ( $O_{ISO}$ )





Figure 22. Crosstalk ( $X_{TALK}$ )


**PARAMETER MEASUREMENT INFORMATION (continued)**



(1)  $C_L$  includes probe and jig capacitance.

(2) All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r < 5$  ns,  $t_f < 5$  ns.

**Figure 23. Charge Injection ( $Q_C$ )**



(1)  $C_L$  includes probe and jig capacitance.

**Figure 24. Total Harmonic Distortion (THD)**



## PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TS5A26542YZTR	ACTIVE	DSBGA	YZT	12	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Carrier tape design is defined largely by the component length, width, and thickness.

$A_0$ = Dimension designed to accommodate the component width.
$B_0$ = Dimension designed to accommodate the component length.
$K_0$ = Dimension designed to accommodate the component thickness.
$W$ = Overall width of the carrier tape.
$P$ = Pitch between successive cavity centers.




## TAPE AND REEL INFORMATION

Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A26542YZTR	YZT	12	ASEK	180	8	1.5	2.03	0.7	4	8	Q2




## TAPE AND REEL BOX INFORMATION

Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
TS5A26542YZTR	YZT	12	ASEK	220.0	220.0	34.0



YZT (R-XBGA-N12)

(CUSTOM) DIE-SIZE BALL GRID ARRAY



- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - NanoFree™ package configuration.
  - This is a lead-free solder ball design.

NanoFree is a trademark of Texas Instruments.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>	Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
Low Power Wireless	<a href="http://www.ti.com/lpw">www.ti.com/lpw</a>	Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2007, Texas Instruments Incorporated