

ICS840008-01

FEMTOCLOCKSTMCRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER

GENERAL DESCRIPTION



The ICS840008-01 is an 8 output LVCMOS/LVTTL Synthesizer designed to generate 125MHz for Gigabit Ethernet applications and is a member of the HiPerClocks™ family of high performance clock solutions from ICS. The ICS840008-01 uses ICS'

3rd generation low phase noise VCO technology and can achieve 1ps or lower typical random rms phase jitter, easily meeting Gigabit Ethernet jitter requirements. The ICS840008-01 is packaged in a small 24-pin SSOP package.

FEATURES

- Eight LVCMOS/LVTTL outputs, 15Ω typical output impedance
- Output frequency range: 125MHz 160MHz
- · Crystal oscillator interface, 25MHz 32MHz crystal
- VCO range: 500MHz 640MHz
- RMS phase jitter (1.875MHz 20MHz): 0.52ps (typical)
- Output skew: 150ps (maximum) (design target)
- · Voltages supply modes:

Core/Output

3.3V/3.3V

3.3V/2.5V

3.3V/1.8V

2.5V/2.5V

2.5V/1.8V

- 0°C to 70°C ambient operating temperature
- · Industrial temperature information available upon request

BLOCK DIAGRAM

nPLL_SEL Pulldown 25MHz ÷4 (fixed) XTAL IN [osc Phase VCO $\mathsf{XTAL_OUT}\mathsf{T}$ 500MHz Detector 8_ Q0:Q7 640MHz ÷20 (fixed) Pulldown MR OE Pullup

PIN ASSIGNMENT

V _{DDO}	1	24	□ Q0
nc□	2	23	□ Q1
XTAL_OUT 🗆	3	22	□GND
XTAL_IN ☐	4	21	□ Q2
Vdda 🗆	5	20	□ Q3
OE□	6	19	□ Vddo
MR□	7	18	□ Q4
nPLL_SEL□	8	17	□ Q5
V _{DD} □	9	16	□GND
nc□	10	15	□ Q6
GND□	11	14	□ Q7
nc□	12	13	□ V _{DDO}
ICS	840	000	8-01
24-l ea	N 59	SOP	150MII

24-Lead SSOP, 150MIL 3.9mm x 8.65mm x 1.5mm package body R Package Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



ICS840008-01 FEMTOCLOCKSTMCRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	уре	Description
1, 13, 19	V _{DDO}	Power		Output supply pins.
2, 10, 12	nc	Unused		No connect.
3, 4	XTAL_OUT, XTAL_IN	Input		Crystal interface. XTAL_OUT is the output, XTAL_IN is the input.
5	$V_{\scriptscriptstyle DDA}$	Power		Analog supply pin.
6	OE	Input	Pullup	Output enable. LVCMOS/LVTTL interface levels
7	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs to go low. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
8	nPLL_SEL	Input	Pulldown	Selects between the PLL and XTAL as the input to the dividers. When HIGH, selects XTAL. When LOW, selects PLL. LVCMOS/LVTTL interface levels.
9	$V_{_{\mathrm{DD}}}$	Power		Core supply pin.
11, 16, 22	GND	Power		Power supply ground.
14, 15, 17, 18, 20, 21, 23, 24	Q7, Q6, Q5, Q4, Q3, Q2, Q1, Q0	Ouput		Single-ended outputs.15 Ω impedance. LVCMOS/LVTTL interface levels.

NOTE: Pulldown and Pullup refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
		$V_{DDO} = 3.63V$		TBD		pF
C _{PD}	C _{PD} Power Dissipation Capacitance	$V_{DDO} = 2.625V$		TBD		pF
		$V_{DDO} = 1.89V$		TBD		pF
R _{PULLUP}	Input Pullup Resistor			51		ΚΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		ΚΩ
	R _{OUT} Output Impedance	$V_{DDO} = 3.63V \text{ or } 2.625V$		15		Ω
OUT		$V_{DDO} = 1.89V$		TBD		Ω



ICS840008-01

FEMTOCLOCKSTMCRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V_I -0.5V to V_{DD} + 0.5 V

Outputs, V_{O} -0.5V to V_{DD} + 0.5V

Package Thermal Impedance, θ_{1A} 73.1°C/W (0 mps)

Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 10\%$, $V_{DDO} = 3.3V \pm 10\%$ or $2.5V \pm 5\%$ or $1.8V \pm 5\%$, $T_A = 0^{\circ}$ C to 70° C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		2.97	3.3	3.63	V
V _{DDA}	Analog Supply Voltage		2.97	3.3	3.63	V
			2.97	3.3	3.63	V
V _{DDO}	Output Supply Voltage		2.375	2.5	2.625	V
			1.71	1.8	1.89	V
I _{DD}	Power Supply Current			65		mA
I _{DDA}	Analog Supply Current			5		mA
I _{DDO}	Output Supply Current			4		mA

 $\textbf{TABLE 3B. Power Supply DC Characteristics, } V_{\text{DD}} = V_{\text{DDA}} = 2.5 \text{V} \pm 5\%, V_{\text{DDO}} = 2.5 \text{V} \pm 5\% \text{ or } 1.8 \text{V} \pm 5\%, T_{\text{A}} = 0^{\circ}\text{C to } 70^{\circ}\text{C}$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		2.375	2.5	2.625	V
V _{DDA}	Analog Supply Voltage		2.375	2.5	2.625	V
	Outrot Ourselv Maltana		2.375	2.5	2.625	V
V _{DDO}	Output Supply Voltage		1.71	1.8	1.89	V
I _{DD}	Power Supply Current			60		mA
I _{DDA}	Analog Supply Current			5		mA
I _{DDO}	Output Supply Current			4		mA



ICS840008-01

FEMTOCLOCKSTMCRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER

Table 3C. LVCMOS/LVTTL DC Characteristics, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage	OE, MR,	$V_{DD} = 3.3V \pm 10\%$	2		V _{DD} + 0.3	V
V _{IH}	Input High Voltage	PLL_SEL	$V_{DD} = 2.5V \pm 5\%$	1.7		V _{DD} + 0.3	V
V	Input Low Voltage	OE, MR,	$V_{DD} = 3.3V \pm 10\%$	-0.3		1.3	٧
V _{IL}	Input Low Voltage	PLL_SEL	$V_{DD} = 2.5V \pm 5\%$	-0.3		0.7	٧
		MR,	$V_{DD} = 3.3V \pm 10\%$			150	μΑ
ļ,	Input High Current	nPLL_SEL	$V_{DD} = 2.5V \pm 5\%$			150	μΑ
I I _{IH}		OE	$V_{DD} = 3.3V \pm 10\%$			5	μΑ
		OL	$V_{DD} = 2.5V \pm 5\%$			5	μΑ
		MR,	$V_{DD} = 3.3V \pm 10\%$	-5			μΑ
ļ,	nPLL_SEL	nPLL_SEL	$V_{DD} = 2.5V \pm 5\%$	-5			μΑ
I _{IL}	Input Low Current	OE	$V_{DD} = 3.3V \pm 10\%$	-150	1.3 0.7 150 150 5 5 0.5	μΑ	
		OE	$V_{DD} = 2.5V \pm 5\%$	-150			μΑ
			$V_{DDO} = 3.3V \pm 10\%$	2.6			V
V _{OH}	Output High Voltage	; NOTE 1	$V_{DDO} = 2.5V \pm 5\%$	1.8			V
			$V_{DDO} = 1.8V \pm 5\%$	1.5			٧
V _{OL}	Output Low Voltage	: NOTE 1	$V_{DDO} = 3.3V \pm 10\% \text{ or } 2.5V \pm 5\%$			0.5	V
			$V_{DDO} = 1.8V \pm 5\%$			0.4	V

NOTE 1: Outputs terminated with 50Ω to $V_{\text{DDO}}/2$. See Parameter Measurement section, "Load Test Circuit" diagrams.

TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fı	undamenta	I	MHz
Frequency		25		32	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

NOTE: Characterized using an 18pF parallel resonant crystal.



ICS840008-01

FEMTOCLOCKSTM CRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER

Table 5A. AC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 10\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency		125		160	MHz
tsk(o)	Output Skew; NOTE 1, 3			TBD		ps
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 2	Integration Range: 1.875MHz - 20MHz		0.52		ps
t_	PLL Lock Time			TBD		ms
t _R / t _F	Output Rise/Fall Time	20% to 80%		550		ps
odc	Output Duty Cycle			50		%

NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at V_{DDO}/2.

NOTE 2: Please refer to the Phase Noise Plot which will follow the AC Characteristics Tables.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

Table 5B. AC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 10\%$, $V_{DDO} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency		125		160	MHz
tsk(o)	Output Skew; NOTE 1, 3			TBD		ps
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 2	Integration Range: 1.875MHz - 20MHz		0.53		ps
t_	PLL Lock Time			TBD		ms
t _R / t _F	Output Rise/Fall Time	20% to 80%		600		ps
odc	Output Duty Cycle			50		%

NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at V_{DDO}/2.

NOTE 2: Please refer to the Phase Noise Plot which will follow the AC Characteristics Tables.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

Table 5C. AC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 10\%$, $V_{DDO} = 1.8V \pm 5\%$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency		125		160	MHz
tsk(o)	Output Skew; NOTE 1, 3			TBD		ps
tjit(Ø)	RMS Phase Jitter (Random); NOTE 2	Integration Range: 1.875MHz - 20MHz		0.49		ps
t_	PLL Lock Time			TBD		ms
t _R / t _F	Output Rise/Fall Time	20% to 80%		630		ps
odc	Output Duty Cycle			50		%

NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at $V_{DDO}/2$.

NOTE 2: Please refer to the Phase Noise Plot which will follow the AC Characteristics Tables.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.



ICS840008-01

FEMTOCLOCKSTM CRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER

Table 5D. AC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency		125		160	MHz
tsk(o)	Output Skew; NOTE 1, 3			TBD		ps
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 2	Integration Range: 1.875MHz - 20MHz		0.53		ps
t_	PLL Lock Time			TBD		ms
t _R / t _F	Output Rise/Fall Time	20% to 80%		600		ps
odc	Output Duty Cycle			50		%

NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at $V_{\rm DDO}/2$.

NOTE 2: Please refer to the Phase Noise Plot which will follow the AC Characteristics Tables.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

Table 5E. AC Characteristics, $V_{DD} = V_{DDA} = 2.5V \pm 5\%$, $V_{DDO} = 1.8V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency		125		160	MHz
tsk(o)	Output Skew; NOTE 1, 3			TBD		ps
<i>t</i> jit(∅)	RMS Phase Jitter (Random); NOTE 2	Integration Range: 1.875MHz - 20MHz		0.49		ps
t_	PLL Lock Time			TBD		ms
t_R/t_F	Output Rise/Fall Time	20% to 80%		630		ps
odc	Output Duty Cycle			50		%

NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at $V_{\rm DDO}/2$.

NOTE 2: Please refer to the Phase Noise Plot which will follow the AC Characteristics Tables.


NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.



ICS840008-01

FEMTOCLOCKSTMCRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER

Typical Phase Noise at 125MHz (3.3V)







ICS840008-01

FEMTOCLOCKSTM CRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER


PARAMETER MEASUREMENT INFORMATION






3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT


3.3V Core/2.5V OUTPUT LOAD AC TEST CIRCUIT






3.3V CORE/1.8V OUTPUT LOAD AC TEST CIRCUIT

2.5V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT







2.5 CORE/1.8V OUTPUT LOAD AC TEST CIRCUIT

RMS PHASE JITTER

ICS840008-01


FEMTOCLOCKSTM CRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER





OUTPUT SKEW

OUTPUT RISE/FALL TIME



OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

ICS840008-01

FEMTOCLOCKSTM CRYSTAL-TO-LVCMOS/LVTTL Frequency Synthesizer

APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS840008-01 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{DD} , V_{DDA} , and V_{DDO} should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a 10Ω resistor along with a $10\mu F$ and a $.01\mu F$ bypass capacitor should be connected to each V_{DDA}.





FIGURE 1. POWER SUPPLY FILTERING

CRYSTAL INPUT INTERFACE

The ICS840008-01 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in Figure 2 nant crystal and were chosen to minimize the ppm error.

below were determined using a 25MHz 18pF parallel reso-





ICS840008-01

FEMTOCLOCKSTM CRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER

RELIABILITY INFORMATION

Table 7. $\theta_{\rm JA} {\rm vs.}$ Air Flow Table for 24 Lead SSOP

 θ_{AA} by Velocity (Meters per Second)

1 2.5

Multi-Layer PCB, JEDEC Standard Test Boards

73.1°C/W 65.9°C/W 60.5°C/W

TRANSISTOR COUNT

The transistor count for ICS840008-01 is: 3378

ICS840008-01

FEMTOCLOCKSTM CRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER

PACKAGE OUTLINE - R SUFFIX FOR 24 LEAD SSOP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
	Minimum	Maximum	
N	24		
А	1.35	1.75	
A1	0.10	0.25	
A2		1.50	
b	0.20	0.30	
С	0.18	0.25	
D	8.55	8.75	
E	5.80	6.20	
E1	3.80	4.00	
е	0.635 BASIC		
L	0.40	1.27	
α	0°	8°	
ZD	0.84 REF		

Reference Document: JEDEC Publication 95, MO-137



ICS840008-01

FEMTOCLOCKSTM CRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS840008AR-01	ICS840008AR01	24 Lead SSOP	tube	0°C to 70°C
ICS840008AR-01T	ICS840008AR01	24 Lead SSOP	2500 tape & reel	0°C to 70°C

The aforementioned trademarks, HiPerClocks™ and FemtoClocks™ are a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.