

FEATURES

General

- HDMI™/DVI transmitter compatible with HDMI v1.2a, DVI v1.0, and HDCP 1.1
- Single 1.8 V power supply
- Video/audio inputs accept logic levels from 1.8 V to 3.3 V
- 76-ball CSP_BGA, Pb-free package

Digital video

- 80 MHz operation supports all resolutions from 480i to 720p/1080i and XGA-75 Hz
- Programmable two-way color space converter
- Supports RGB, YCbCr, DDR
- Supports ITU656 based embedded syncs
- Auto input video format timing detection (CEA-861B)

Digital audio

- Supports standard S/PDIF for stereo LPCM or compressed audio up to 192 kHz
- 8-channel uncompressed LPCM I²S audio up to 192 kHz

Special features for easy system design

- On-chip MPU with I²C® master to perform HDCP operations and EDID reading operations
- 5 V tolerant I²C and HPD I/Os, no extra device needed
- No audio master clock needed for supporting S/PDIF and I²S
- On-chip MPU reports HDMI events through interrupts and registers

APPLICATIONS

- DVD players and recorders
- Digital set-top boxes
- A/V receivers
- Digital cameras and camcorders
- HDMI repeater/splitter

GENERAL DESCRIPTION

The AD9889A-BBCZ is an 80 MHz, high definition multimedia interface (HDMI) v1.2a transmitter. It supports HDTV formats up to 720p/1080i, and computer graphic resolutions up to XGA (1024 × 768 @ 75 Hz). With the inclusion of HDCP, the AD9889A allows the secure transmission of protected content as specified by the HDCP v1.1 protocol.

The AD9889A supports both S/PDIF and 8-channel I²S audio. Its high fidelity 8-channel I²S can transmit either stereo or 7.1 surround audio at 192 kHz. The S/PDIF can carry stereo

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

LPCM audio or compressed audio including Dolby® Digital, DTS®, and THX®.

The AD9889A helps to reduce system design complexity and cost by incorporating such features as an internal MPU for HDCP operations, an I²C master for EDID reading, a single 1.8 V power supply and 5 V tolerance on I²C and hot plug detect pins.

Fabricated in an advanced CMOS process, the AD9889A is available in a space saving, 76-ball, CSP_BGA surface-mount package. The CSP_BGA package is specified from -25°C to +90°C.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	1	Applications.....	7
Applications.....	1	Design Resources	7
Functional Block Diagram	1	Document Conventions	7
General Description	1	PCB Layout Recommendations.....	8
Revision History	2	Power Supply Bypassing.....	8
Specifications.....	3	Digital Inputs	8
Absolute Maximum Ratings.....	4	External Swing Resistor	8
Explanation of Test Levels	4	Output Signals	8
ESD Caution.....	4	Outline Dimensions	9
Pin Configuration and Function Descriptions.....	5	Ordering Guide.....	9

REVISION HISTORY

10/06—Revision 0: Initial Version

SPECIFICATIONS

Table 1.

Parameter	Conditions	Temp	Test Level ¹	Min	Typ	Max	Unit
DIGITAL INPUTS							
Input Voltage, High (V_{IH})		Full	VI	1.4			V
Input Voltage, Low (V_{IL})		Full	VI			0.7	V
Input Capacitance		25°C	V		3		pF
DIGITAL OUTPUTS							
Output Voltage, High (V_{OH})		Full	VI	$V_{DD} - 0.1$			V
Output Voltage, Low (V_{OL})		Full	VI			0.4	V
THERMAL CHARACTERISTICS							
Thermal Resistance							
θ_{JC} Junction-to-Case			V		15.2		°C/W
θ_{JA} Junction-to-Ambient			V		59		°C/W
Ambient Temperature		Full	V	-25	+25	+90	°C
DC SPECIFICATIONS							
Input Leakage Current, I_{IL}		25°C	VI	-10		+10	μA
Input Clamp Voltage	-16 mA	25°C	V		-0.8		V
	+16 mA	25°C	V		+0.8		V
Differential High Level Output Voltage			V		AV_{CC}		V
Differential Output Short-Circuit Current			IV			10	μA
POWER SUPPLY							
V_{DD} (All) Supply Voltage		Full	IV	1.71	1.8	1.89	V
V_{DD} Supply Voltage Noise		Full	V			50	mV p-p
Power-Down Current	With active video applied	25°C	IV		9		mA
Transmitter Supply Current ²	80 MHz, typical random pattern	25°C	IV		143	155	mA
Transmitter Total Power		Full	VI		257	280	mW
AC SPECIFICATIONS							
CLK Frequency		25°C	IV	13.5		80	MHz
TMDs Output CLK Duty Cycle		25°C	IV	48		52	%
Worst Case CLK Input Jitter		Full	IV			2	ns
Input Data Setup Time		Full	IV	1			ns
Input Data Hold Time		Full	IV	1			ns
TMDs Differential Swing			VI	800	1000	1200	mV
V_{SYNC} and H_{SYNC} Delay from DE Falling Edge			VI		1		UI ³
V_{SYNC} and H_{SYNC} Delay to DE Rising Edge			VI		1		UI
DE High Time		25°C	VI			8191	UI
DE Low Time		25°C	VI		138		UI
Differential Output Swing							
Low-to-High Transition Time		25°C	VII	75		490	ps
High-to-Low Transition Time		25°C	VII	75		490	ps
AUDIO AC TIMING							
Sample Rate	I ² S and S/PDIF	Full	IV	32		192	kHz
I ² S Cycle Time		25°C	IV			1	UI
I ² S Setup Time		25°C	IV		15		ns
I ² S Hold Time		25°C	IV		0		ns
Audio Pipeline Delay		25°C	IV		75		μs

¹ See Explanation of Test Levels section.² Using low output drive strength.³ UI = unit interval.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Digital Inputs	5 V to 0.0 V
Digital Output Current	20 mA
Operating Temperature Range	–40°C to +90°C
Storage Temperature Range	–65°C to +150°C
Maximum Junction Temperature	150°C
Maximum Case Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

EXPLANATION OF TEST LEVELS

- I. 100% production tested.
- II. 100% production tested at 25°C and sample tested at specified temperatures.
- III. Sample tested only.
- IV. Parameter is guaranteed by design and characterization testing.
- V. Parameter is a typical value only.
- VI. 100% production tested at 25°C; guaranteed by design and characterization testing.
- VII. Limits defined by HDMI specification; guaranteed by design and characterization testing.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. 76-Ball BGA Configuration (Top View)

Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Type ¹	Description
A1 to A10, B1 to B10, C9, C10, D9, D10	D[23:0]	I	Video Data Input. Digital input in RGB or YCbCr format. Supports CMOS logic levels from 1.8 V to 3.3 V.
D1	CLK	I	Video Clock Input. Supports CMOS logic levels from 1.8 V to 3.3 V.
C2	DE	I	Data Enable Bit for Digital Video. Supports CMOS logic levels from 1.8 V to 3.3 V.
C1	HSYNC	I	Horizontal SYNC Input. Supports CMOS logic levels from 1.8 V to 3.3 V.
D2	VSYNC	I	Vertical SYNC Input. Supports CMOS logic levels from 1.8 V to 3.3 V.
J3	EXT_SW	I	Sets internal reference currents. Place 887 Ω resistor (1% tolerance) between this pin and ground.
K3	HPD	I	Hot Plug Detect Signal. This indicates to the interface whether the receiver is connected. 1.8 V to 5.0 V CMOS logic level.
E2	S/PDIF	I	S/PDIF (Sony/Philips Digital Interface) Audio Input. This is the audio input from a Sony/Philips digital interface. Supports CMOS logic levels from 1.8 V to 3.3 V.
E1	MCLK	I	Audio Reference Clock. $128 \times N \times f_s$ with $N = 1, 2, 3$, or 4 . Set to $128 \times$ sampling frequency (f_s), $256 \times f_s$, $384 \times f_s$, or $512 \times f_s$. 1.8 V to 3.3 V CMOS logic level.
F2, F1, G2, G1	I ² S[3:0]	I	I ² S Audio Data Inputs. These represent the eight channels of audio (two per input) available through I ² S. Supports CMOS logic levels from 1.8 V to 3.3 V.
H2	SCLK	I	I ² S Audio Clock. Supports CMOS logic levels from 1.8 V to 3.3 V.
H1	LRCLK	I	Left/Right Channel Selection. Supports CMOS logic levels from 1.8 V to 3.3 V.
J7	PD/A0	I	Power-Down Control and I ² C Address Selection. The I ² C address and the PD polarity are set by the PD/A0 pin state when the supplies are applied to the AD9889A. 1.8 V to 3.3 V CMOS logic level.
K1, K2	TxC ⁻ /TxC ⁺	O	Differential Clock Output. Differential clock output at pixel clock rate; transition minimized differential signaling (TMDS) logic level.
K10, J10	Tx2 ⁻ /Tx2 ⁺	O	Differential Output Channel 2. Differential output of the red data at 10 $\times$ the pixel clock rate; TMDS logic level.
K7, K8	Tx1 ⁻ /Tx1 ⁺	O	Differential Output Channel 1. Differential output of the green data at 10 $\times$ the pixel clock rate; TMDS logic level.
K4, K5	Tx0 ⁻ /Tx0 ⁺	O	Differential Output Channel 0. Differential output of the blue data at 10 $\times$ the pixel clock rate; TMDS logic level.
H10	INT	O	Interrupt. CMOS logic level. A 2 k Ω pull up resistor to interrupt the microcontroller IO supply is recommended.
J2, J5, J8, K9	AVDD	P	1.8 V Power Supply for TMDS Outputs.
D5, D6, D7, E7	DVDD	P	1.8 V Power Supply for Digital and I/O Power Supply. These pins supply power to the digital logic and I/Os. They should be filtered and as quiet as possible.
G4, G5, J1	PVDD	P	1.8 V PLL Power Supply. The most sensitive portion of the AD9889A is the clock generation circuitry. These pins provide power to the clock PLL. The designer should provide quiet, noise-free power to these pins.
D4, E4, F4, J4, G6, J6, K6, F7, G7, H9, J9	GND	P	Ground. The ground return for all circuitry on-chip. It is recommended that the AD9889A be assembled on a single, solid ground plane with careful attention given to ground current paths.

AD9889A

Pin No.	Mnemonic	Type ¹	Description
F9	SDA	C ²	Serial Port Data I/O. This pin serves as the serial port data I/O slave for register access. Supports CMOS logic levels from 1.8 V to 3.3 V.
F10	SCL	C ²	Serial Port Data Clock. This pin serves as the serial port data clock slave for register access. Supports CMOS logic levels from 1.8 V to 3.3 V.
E10	MDA	C ²	Serial Port Data I/O Master to HDCP Key EEPROM. Supports CMOS logic levels from 1.8 V to 3.3 V.
E9	MCL	C ²	Serial Port Data Clock Master to HDCP Key EEPROM. Supports CMOS logic levels from 1.8 V to 3.3 V.
G9	DDCSDA	C ²	Serial Port Data I/O to Receiver. This pin serves as the master to the DDC bus. 5 V CMOS logic level.
G10	DDCSCL	C ²	Serial Port Data Clock to Receiver. This pin serves as the master clock for the DDC bus. 5 V CMOS logic level.

¹ I = input, O = output, P = power supply, C = control.

² For a full description of the 2-wire serial interface and its functionality obtain documentation by contacting NDA from flatpanel_apps@analog.com.

APPLICATIONS

DESIGN RESOURCES

Analog Devices, Inc. evaluation kits, reference design schematics, and other support documentation is available under NDA from flatpanel_apps@analog.com.

Other resources include:

EIA/CEA-861B that describes audio and video infoframes as well as the E-EDID structure for HDMI. It is available from Consumer Electronics Association (CEA).

The *HDMI v1.2a*, a defining document for HDMI Version 1.2a, and the *HDMI Compliance Test Specification Version 1.2a* are available from HDMI Licensing, LLC.

The *HDCP v1.1* is the defining document for HDCP Version 1.1. available from Digital Content Protection, LLC.

DOCUMENT CONVENTIONS

In this data sheet, data is represented using the conventions described in Table 4.

Table 4. Document Conventions

Data Type	Format
0xNN	Hexadecimal (Base-16) numbers are represented using the C language notation, preceded by 0x.
0bNN	Binary (Base-2) numbers are represented using the C language notation, preceded by 0b.
NN	Decimal (Base-10) numbers are represented using no additional prefixes or suffixes.
Bit	Bits are numbered in little endian format, that is, the least significant bit of a byte or word is referred to as Bit 0.

PCB LAYOUT RECOMMENDATIONS

The AD9889A is a high precision, high speed analog device. As such, to get the maximum performance out of the part, it is important to have a well laid out board.

POWER SUPPLY BYPASSING

It is recommended to bypass each power supply pin with a 0.1 μF capacitor. The exception is when two or more supply pins are adjacent to each other. For these groupings of powers/grounds, it is necessary to have only one bypass capacitor. The fundamental idea is to have a bypass capacitor within about 0.5 cm of each power pin. Also, avoid placing the capacitor on the opposite side of the PC board from the AD9889A, as that interposes resistive vias in the path.

The bypass capacitors should be physically located between the power plane and the power pin. Current should flow from the power plane to the capacitor to the power pin. Do not make a power connection between the capacitor and the power pin. Placing a via underneath the capacitor pads, down to the power plane, is generally the best approach.

It is particularly important to maintain low noise and good stability of PVDD (the PLL supply). Abrupt changes in PVDD can result in similarly abrupt changes in sampling clock phase and frequency. This can be avoided by careful attention to regulation, filtering, and bypassing. It is best practice to provide separate regulated supplies for each of the analog circuitry groups (AVDD and PVDD).

It is also recommended to use a single ground plane for the entire board. Experience has repeatedly shown that the noise performance is the same or better with a single ground plane. Using multiple ground planes can be detrimental because each separate ground plane is smaller, and long ground loops can result.

DIGITAL INPUTS

Video and Audio Data Input Signals

The digital inputs on the AD9889A are designed to work with signals ranging from 1.8 V to 3.3 V logic level. Therefore, no extra components need to be added when using 3.3 V logic. Any noise that gets onto the clock input (labeled CLK) trace adds jitter to the system. Therefore, minimize the video clock input (Pin 6: CLK) trace length and do not run any digital or other high frequency traces near it. Make sure to match the length of the input data signals to optimize data capture, especially for high frequency modes (such as 720p or XGA 75 MHz) and double data rate input formats.

Other Input Signals

The HPD must be connected to the HDMI connector. A 10 k Ω pull-down resistor to ground is also recommended.

The PD/A0 input pin can be connected to GND or supply (through a resistor or a control signal). The device address and power-down polarity are set by the state of the PD/A0 pin when the AD9889A supplies are applied/enabled. For example, if the PD/A0 pin is low (when the supplies are turned on), then the device address is 0x72 and the power down is active high. If the PD/A0 pin is high (when the supplies are turned on), the device address is 0x7A and the power down is active low.

The SCL and SDA pins should be connected to the I²C master. A pull-up resistor of 2 k Ω to 1.8 V or 3.3 V is recommended.

EXTERNAL SWING RESISTOR

The external swing resistor must be connected directly to the EXT_SWG pin and ground. The external swing resistor must have a value of 887 Ω ($\pm 1\%$ tolerance). Avoid running any high speed ac or noisy signals next to, or close to, the EXT_SWG pin.

OUTPUT SIGNALS

TMDS Output Signals

The AD9889A has three TMDS data channels (0, 1, and 2) that output signals up to 800 MHz as well as the TMDS output data clock. To minimize the channel-to-channel skew, make the trace length of these signals the same. Also, these traces need to have a 50 Ω characteristic impedance and routed as 100 Ω differential pairs. It is also recommended to route these lines on the top PCB layer avoiding the use of vias.

Other Output Signals (non TMDS)

DDCSCL and DDCSDA

The DDCSCL and DDCSDA outputs need to have a minimum amount of capacitance loading to ensure the best signal integrity. The DDCSCL and DDCSDA capacitance loading must be less than 50 pF to meet the HDMI compliance specification. The DDCSCL and DDCSDA must be connected to the HDMI connector and a pull-up resistor to 5 V is required. The pull-up resistor must have a value between 1.5 k Ω and 2 k Ω .


INT Pin

The INT pin is an output that should be connected to the microcontroller of the system. A pull-up resistor to 1.8 V or 3.3 V is required for proper operation: the recommended value is 2 k Ω .

MCL and MDA

The MCL and MDA outputs should be connected to the EEPROM containing the HDCP key (if HDCP is implemented). Pull-up resistors of 2 k Ω are recommended.

OUTLINE DIMENSIONS



*COMPLIANT TO JEDEC STANDARDS MO-225
WITH THE EXCEPTION TO PACKAGE HEIGHT.

Figure 3. 76-Ball Chip Scale Package Ball Grid Array [CSP_BGA]
6 mm × 6 mm × 1.4 mm
(BC-76)

Dimensions shown in millimeters

012006-0

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD9889ABBCZ-80 ¹	–25°C to +90°C	76-Ball Chip Scale Package Ball Grid Array [CSP_BGA]	BC-76
AD9889ABBCZRL-80 ¹	–25°C to +90°C	76-Ball Chip Scale Package Ball Grid Array [CSP_BGA]	BC-76
AD9889A/PCB		Evaluation Board	

¹ Z = Pb-free part.

AD9889A

NOTES

NOTES

AD9889A

NOTES

Purchase of licensed I²C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.