

# NTLJD3119C

## Power MOSFET

20 V/-20 V, 4.6 A/-4.1 A,  $\mu$ Cool™

Complementary, 2x2 mm, WDFN Package

### Features

- Complementary N-Channel and P-Channel MOSFET
- WDFN Package with Exposed Drain Pad for Excellent Thermal Conduction
- Footprint Same as SC-88 Package
- Leading Edge Trench Technology for Low On Resistance
- 1.8 V Gate Threshold Voltage
- Low Profile (< 0.8 mm) for Easy Fit in Thin Environments
- This is a Pb-Free Device

### Applications

- Synchronous DC-DC Conversion Circuits
- Load/Power Management of Portable Devices like PDA's, Cellular Phones and Hard Drives
- Color Display and Camera Flash Regulators

**MAXIMUM RATINGS** ( $T_J = 25^\circ\text{C}$  unless otherwise noted)

Parameter		Symbol	Value	Unit
Drain-to-Source Voltage	N-Ch	$V_{DSS}$	20	V
	P-Ch		-20	
Gate-to-Source Voltage	N-Ch	$V_{GS}$	$\pm 8.0$	V
	P-Ch			
N-Channel Continuous Drain Current (Note 1)	Steady State	$T_A = 25^\circ\text{C}$	$I_D$	A
		$T_A = 85^\circ\text{C}$		
	$t \leq 5 \text{ s}$	$T_A = 25^\circ\text{C}$		
P-Channel Continuous Drain Current (Note 1)	Steady State	$T_A = 25^\circ\text{C}$	$I_D$	A
		$T_A = 85^\circ\text{C}$		
	$t \leq 5 \text{ s}$	$T_A = 25^\circ\text{C}$		
Power Dissipation (Note 1)	Steady State	$T_A = 25^\circ\text{C}$	$P_D$	W
	$t \leq 5 \text{ s}$			
N-Channel Continuous Drain Current (Note 2)	Steady State	$T_A = 25^\circ\text{C}$	$I_D$	A
		$T_A = 85^\circ\text{C}$		
	$t \leq 5 \text{ s}$			
P-Channel Continuous Drain Current (Note 2)	Steady State	$T_A = 25^\circ\text{C}$	$I_D$	A
		$T_A = 85^\circ\text{C}$		
Power Dissipation (Note 2)	Steady State	$T_A = 25^\circ\text{C}$	$P_D$	W
Pulsed Drain Current	N-Ch	$t_p = 10 \mu\text{s}$	$I_{DM}$	A
	P-Ch			
Operating Junction and Storage Temperature		$T_J, T_{STG}$	-55 to 150	°C
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		$T_L$	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
2. Surface Mounted on FR4 Board using the minimum recommended pad size of 30 mm<sup>2</sup>, 2 oz Cu.




ON Semiconductor®

<http://onsemi.com>

$V_{(\text{BR})DSS}$	$R_{DS(\text{on}) \text{ MAX}}$	$I_D \text{ MAX}$
N-Channel 20 V	65 mΩ @ 4.5 V	3.8 A
	75 mΩ @ 2.5 V	2.0 A
	120 mΩ @ 1.8 V	1.7 A
P-Channel -20 V	100 mΩ @ -4.5 V	-4.1 A
	135 mΩ @ -2.5 V	-2.0 A
	200 mΩ @ -1.8 V	-1.6 A



### PIN CONNECTIONS



(Top View)

### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NTLJD3119CTAG	WDFN6 (Pb-Free)	3000/Tape & Reel
NTLJD3119CTBG	WDFN6 (Pb-Free)	3000/Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# NTLJD3119C

## THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
<b>SINGLE OPERATION (SELF-HEATED)</b>			
Junction-to-Ambient – Steady State (Note 3)	R <sub>θJA</sub>	83	°C/W
Junction-to-Ambient – Steady State Min Pad (Note 4)	R <sub>θJA</sub>	177	
Junction-to-Ambient – t ≤ 5 s (Note 3)	R <sub>θJA</sub>	54	
<b>DUAL OPERATION (EQUALLY HEATED)</b>			
Junction-to-Ambient – Steady State (Note 3)	R <sub>θJA</sub>	58	°C/W
Junction-to-Ambient – Steady State Min Pad (Note 4)	R <sub>θJA</sub>	133	
Junction-to-Ambient – t ≤ 5 s (Note 3)	R <sub>θJA</sub>	40	

3. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).

4. Surface Mounted on FR4 Board using the minimum recommended pad size (30 mm<sup>2</sup>, 2 oz Cu).

# NTLJD3119C

**ELECTRICAL CHARACTERISTICS** ( $T_J = 25^\circ\text{C}$  unless otherwise noted)

Parameter	Symbol	N/P	Test Conditions			Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>									
Drain-to-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	N	$V_{GS} = 0 \text{ V}$	$I_D = 250 \mu\text{A}$	20				V
		P		$I_D = -250 \mu\text{A}$	-20				
Drain-to-Source Breakdown Voltage Temperature Coefficient	$V_{(\text{BR})\text{DSS}}/T_J$	N				10.4			mV/°C
		P				9.95			
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	N	$V_{GS} = 0 \text{ V}, V_{DS} = 16 \text{ V}$	$T_J = 25^\circ\text{C}$			1.0		μA
		P	$V_{GS} = 0 \text{ V}, V_{DS} = -16 \text{ V}$				-1.0		
		N	$V_{GS} = 0 \text{ V}, V_{DS} = 16 \text{ V}$	$T_J = 85^\circ\text{C}$			10		
		P	$V_{GS} = 0 \text{ V}, V_{DS} = -16 \text{ V}$				-10		
Gate-to-Source Leakage Current	$I_{\text{GSS}}$	N	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8.0 \text{ V}$				$\pm 100$		nA
		P	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8.0 \text{ V}$				$\pm 100$		

**ON CHARACTERISTICS** (Note 5)

Gate Threshold Voltage	$V_{GS(\text{TH})}$	N	$V_{GS} = V_{DS}$	$I_D = 250 \mu\text{A}$	0.4	0.7	1.0		V
		P		$I_D = -250 \mu\text{A}$	-0.4	-0.7	-1.0		
Gate Threshold Temperature Coefficient	$V_{GS(\text{TH})}/T_J$	N				3.0			mV/°C
		P				2.44			
Drain-to-Source On Resistance	$R_{\text{DS}(\text{on})}$	N	$V_{GS} = 4.5 \text{ V}, I_D = 3.8 \text{ A}$			37	65		mΩ
		P	$V_{GS} = -4.5 \text{ V}, I_D = -4.1 \text{ A}$			75	100		
		N	$V_{GS} = 2.5 \text{ V}, I_D = 2.0 \text{ A}$			46	75		
		P	$V_{GS} = -2.5 \text{ V}, I_D = -2.0 \text{ A}$			101	135		
		N	$V_{GS} = 1.8 \text{ V}, I_D = 1.7 \text{ A}$			65	120		
		P	$V_{GS} = -1.8 \text{ V}, I_D = -1.6 \text{ A}$			150	200		
Forward Transconductance	$g_{\text{FS}}$	N	$V_{DS} = 10 \text{ V}, I_D = 1.7 \text{ A}$			4.2			S
		P	$V_{DS} = -5.0 \text{ V}, I_D = -2.0 \text{ A}$			3.1			

**CHARGES, CAPACITANCES AND GATE RESISTANCE**

Input Capacitance	$C_{\text{ISS}}$	N	$f = 1.0 \text{ MHz}, V_{GS} = 0 \text{ V}$	$V_{DS} = 10 \text{ V}$		271			pF
		P		$V_{DS} = -10 \text{ V}$		531			
Output Capacitance	$C_{\text{OSS}}$	N		$V_{DS} = 10 \text{ V}$		72			
		P		$V_{DS} = -10 \text{ V}$		91			
Reverse Transfer Capacitance	$C_{\text{RSS}}$	N		$V_{DS} = 10 \text{ V}$		43			
		P		$V_{DS} = -10 \text{ V}$		56			
Total Gate Charge	$Q_{\text{G(TOT)}}$	N		$V_{GS} = 4.5 \text{ V}, V_{DS} = 10 \text{ V}, I_D = 3.8 \text{ A}$		3.7			nC
		P		$V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V}, I_D = -2.0 \text{ A}$		5.5			
Threshold Gate Charge	$Q_{\text{G(TH)}}$	N		$V_{GS} = 4.5 \text{ V}, V_{DS} = 10 \text{ V}, I_D = 3.8 \text{ A}$		0.3			
		P		$V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V}, I_D = -2.0 \text{ A}$		0.7			
Gate-to-Source Charge	$Q_{\text{GS}}$	N		$V_{GS} = 4.5 \text{ V}, V_{DS} = 10 \text{ V}, I_D = 3.8 \text{ A}$		0.6			
		P		$V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V}, I_D = -2.0 \text{ A}$		1.0			
Gate-to-Drain Charge	$Q_{\text{GD}}$	N		$V_{GS} = 4.5 \text{ V}, V_{DS} = 10 \text{ V}, I_D = 3.8 \text{ A}$		1.0			
		P		$V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V}, I_D = -0.02 \text{ A}$		1.4			

# NTLJD3119C

**ELECTRICAL CHARACTERISTICS** ( $T_J = 25^\circ\text{C}$  unless otherwise noted)

Parameter	Symbol	N/P	Test Conditions	Min	Typ	Max	Unit
<b>SWITCHING CHARACTERISTICS</b> (Note 6)							
Turn-On Delay Time	$t_{d(\text{ON})}$	N	$V_{GS} = 4.5 \text{ V}, V_{DD} = 16 \text{ V}, I_D = 1.0 \text{ A}, R_G = 2.0 \Omega$		3.8		ns
Rise Time	$t_r$				4.7		
Turn-Off Delay Time	$t_{d(\text{OFF})}$				11.1		
Fall Time	$t_f$				5.8		
Turn-On Delay Time	$t_{d(\text{ON})}$	P	$V_{GS} = -4.5 \text{ V}, V_{DD} = -10 \text{ V}, I_D = -2.0 \text{ A}, R_G = 2.0 \Omega$		5.2		
Rise Time	$t_r$				13.2		
Turn-Off Delay Time	$t_{d(\text{OFF})}$				13.7		
Fall Time	$t_f$				19.1		

## DRAIN-SOURCE DIODE CHARACTERISTICS

Forward Diode Voltage	$V_{SD}$	N	$V_{GS} = 0 \text{ V}, T_J = 25^\circ\text{C}$	$I_S = 1.0 \text{ A}$		0.69	1.0	V
		P		$I_S = -1.0 \text{ A}$		-0.75	-1.0	
		N	$V_{GS} = 0 \text{ V}, T_J = 125^\circ\text{C}$	$I_S = 1.0 \text{ A}$		0.52		
		P		$I_S = -1.0 \text{ A}$		-0.64		
		N		$I_S = 1.0 \text{ A}$		10.2		ns
		P		$I_S = -1.0 \text{ A}$		16.2		
		N		$I_S = 1.0 \text{ A}$		6.0		
		P		$I_S = -1.0 \text{ A}$		10.6		
Reverse Recovery Time	$t_{RR}$	N	$V_{GS} = 0 \text{ V}, dI_S / dt = 100 \text{ A}/\mu\text{s}$	$I_S = 1.0 \text{ A}$		4.2		ns
		P		$I_S = -1.0 \text{ A}$		5.6		
Charge Time	$t_a$	N		$I_S = 1.0 \text{ A}$		3.0		nC
		P		$I_S = -1.0 \text{ A}$		5.7		
Discharge Time	$t_b$	N		$I_S = 1.0 \text{ A}$				
		P		$I_S = -1.0 \text{ A}$				
Reverse Recovery Charge	$Q_{RR}$	N		$I_S = 1.0 \text{ A}$				
		P		$I_S = -1.0 \text{ A}$				

5. Pulse Test: pulse width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .

6. Switching characteristics are independent of operating junction temperatures.

# NTLJD3119C

## TYPICAL PERFORMANCE CURVES – N-CHANNEL ( $T_J = 25^\circ\text{C}$ unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

# NTLJD3119C

## TYPICAL PERFORMANCE CURVES – N-CHANNEL ( $T_J = 25^\circ\text{C}$ unless otherwise noted)




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance






Figure 10. Diode Forward Voltage versus Current


## TYPICAL PERFORMANCE CURVES – P-CHANNEL ( $T_J = 25^\circ\text{C}$ unless otherwise noted)




**Figure 11. On-Region Characteristics**




**Figure 12. Transfer Characteristics**




**Figure 13. On-Resistance versus Drain Current**



**Figure 14. On-Resistance versus Drain Current and Gate Voltage**



**Figure 15. On-Resistance Variation with Temperature**



**Figure 16. Drain-to-Source Leakage Current versus Voltage**

# NTLJD3119C

## TYPICAL PERFORMANCE CURVES – P-CHANNEL ( $T_J = 25^\circ\text{C}$ unless otherwise noted)




Figure 17. Capacitance Variation




Figure 18. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 19. Resistive Switching Time Variation versus Gate Resistance




Figure 20. Diode Forward Voltage versus Current




Figure 21. Maximum Rated Forward Biased Safe Operating Area

# NTLJD3119C

TYPICAL PERFORMANCE CURVES ( $T_J = 25^\circ\text{C}$  unless otherwise noted)





Figure 22. Thermal Response

## PACKAGE DIMENSIONS

WDFN6, 2x2  
CASE 506AN-01  
ISSUE B




**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20mm FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

DIM	MILLIMETERS	
	MIN	MAX
A	0.70	0.80
A1	0.00	0.05
A3	0.20 REF	
b	0.25	0.35
D	2.00 BSC	
D2	0.57	0.77
E	2.00 BSC	
E2	0.90	1.10
e	0.65 BSC	
K	0.25 REF	
L	0.20	0.30
J	0.15 REF	

## SOLDERMASK DEFINED MOUNTING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SODERRM/D.

**ON Semiconductor** and **ON** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
Email: [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

N. American Technical Support: 800-282-9855 Toll Free  
USA/Canada

Europe, Middle East and Africa Technical Support:  
Phone: 421 33 790 2910  
Japan Customer Focus Center  
Phone: 81-3-5773-3850

ON Semiconductor Website: [www.onsemi.com](http://www.onsemi.com)

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative