Data sheet acquired from Harris Semiconductor SCHS178C

January 1998 - Revised May 2003

High-Speed CMOS Logic 8-Bit Universal Shift Register; Three-State

## Features

- Buffered Inputs
- Four Operating Modes: Shift Left, Shift Right, Load and Store
- Can be Cascaded for N-Bit Word Lengths
- I/ $\mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ Bus Drive Capability and Three-State for Bus Oriented Applications
- Typical $\mathrm{f}_{\mathrm{MAX}}=50 \mathrm{MHz}$ at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
- Wide Operating Temperature Range ... $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
- 2V to 6V Operation
- High Noise Immunity: $\mathrm{N}_{\mathrm{IL}}=30 \%, \mathrm{~N}_{\mathrm{IH}}=30 \%$ of $\mathrm{V}_{\mathrm{CC}}$ at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$
- HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility, $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ (Max), $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ (Min)
- CMOS Input Compatibility, $\mathrm{I}_{\mathrm{I}} \leq 1 \mu \mathrm{~A}$ at $\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OH}}$


## Pinout



## Description

The 'HC259 and 'HCT299 are 8-bit shift/storage registers with three-state bus interface capability. The register has four synchronous-operating modes controlled by the two select inputs as shown in the mode select ( $\mathrm{S} 0, \mathrm{~S} 1$ ) table. The mode select, the serial data (DS0, DS7) and the parallel data (I/O $\mathrm{O}_{0}$ $-\mathrm{I} / \mathrm{O}_{7}$ ) respond only to the low-to-high transition of the clock (CP) pulse. S0, S1 and data inputs must be stable one setup time prior to the clock positive transition.

The Master Reset ( $\overline{\mathrm{MR}}$ ) is an asynchronous active low input. When $\overline{M R}$ output is low, the register is cleared regardless of the status of all other inputs. The register can be expanded by cascading same units by tying the serial output (Q0) to the serial data (DS7) input of the preceding register, and tying the serial output (Q7) to the serial data (DS0) input of the following register. Recirculating the ( $\mathrm{n} \times 8$ ) bits is accomplished by tying the Q7 of the last stage to the DS0 of the first stage.
The three-state input/output $\mathrm{I} /(\mathrm{O})$ port has three modes of operation:

1. Both output enable ( $\overline{\mathrm{OE} 1}$ and $\overline{\mathrm{OE} 2}$ ) inputs are low and S 0 or S1 or both are low, the data in the register is presented at the eight outputs.
2. When both S 0 and S 1 are high, I/O terminals are in the high impedance state but being input ports, ready for parallel data to be loaded into eight registers with one clock transition regardless of the status of $\overline{\mathrm{OE} 1}$ and $\overline{\mathrm{OE} 2}$.
3. Either one of the two output enable inputs being high will force I/O terminals to be in the off-state. It is noted that each I/O terminal is a three-state output and a CMOS buffer input.

## Ordering Information

| PART NUMBER | TEMP. RANGE ( $\left.{ }^{\circ} \mathrm{C}\right)$ | PACKAGE |
| :--- | :--- | :--- |
| CD54HC299F3A | -55 to 125 | 20 Ld CERDIP |
| CD54HCT299F3A | -55 to 125 | 20 Ld CERDIP |
| CD74HC299E | -55 to 125 | 20 Ld PDIP |
| CD74HC299M | -55 to 125 | 20 Ld SOIC |
| CD74HC299M96 | -55 to 125 | 20 Ld SOIC |
| CD74HCT299E | -55 to 125 | 20 Ld PDIP |
| CD74HCT299M | -55 to 125 | 20 Ld SOIC |
| CD74HCT299M96 | -55 to 125 | 20 Ld SOIC |

NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel.

## Functional Diagram



MODE SELECT FUNCTION TABLE THREE-STATE I/O PORT OPERATING MODE

| FUNCTION | INPUTS |  |  |  |  | INPUTS/OUTPUTSI/O0 --- I/O7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | OE1 | OE2 | S0 | S1 | Qn (REGISTER) |  |
| Read Register | L | L | L | X | L | L |
|  | L | L | L | X | H | H |
|  | L | L | X | L | L | L |
|  | L | L | X | L | H | H |
| Load Register | X | X | H | H | Qn = I/On | l/On = Inputs |
| Disable I/O | H | X | X | X | X | (Z) |
|  | X | H | X | X | X | (Z) |

TRUTH TABLE

| FUNCTION | INPUTS |  |  |  |  |  |  | REGISTER OUTPUTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{M R}$ | CP | So | S1 | DS0 | DS7 | I/On | Q0 | Q1 | --- | Q6 | Q7 |
| RESET (CLEAR) | L | X | X | X | X | X | X | L | L | --- | L | L |
| Shift Right | H | $\uparrow$ | h | 1 | 1 | X | X | L | $\mathrm{q}_{0}$ | --- | $\mathrm{q}_{5}$ | $\mathrm{q}_{6}$ |
|  | H | $\uparrow$ | h | 1 | h | X | X | H | $\mathrm{q}_{0}$ | --- | $\mathrm{q}_{5}$ | Q6 |
| Shift Left | H | $\uparrow$ | 1 | h | X | 1 | X | $\mathrm{q}_{1}$ | q2 | --- | $\mathrm{q}_{7}$ | L |
|  | H | $\uparrow$ | 1 | h | X | h | X | $\mathrm{q}_{1}$ | $\mathrm{q}_{2}$ | --- | $\mathrm{q}_{7}$ | H |
| Hold (Do Nothing) | H | $\uparrow$ | 1 | 1 | X | X | X | 90 | $\mathrm{q}_{1}$ | --- | 96 | $\mathrm{q}_{7}$ |
| Parallel Load | H | $\uparrow$ | h | h | X | X | 1 | L | L | --- | L | L |
|  | H | $\uparrow$ | h | h | X | X | h | H | H | --- | H | H |

$\mathrm{H}=$ Input Voltage High Level, $\mathrm{h}=$ Input voltage high one set-up timer prior clock transition; L = Input Voltage Low Level; I = Input voltage low one set-up time prior to clock transition; qn = Lower case letter indicates the state of the reference output one set-up time prior to clock transition; $X$ - Voltage level on logic status don't care; $Z=$ Output in high impedance state, $\uparrow=$ Low to High Clock Transition.

```
Absolute Maximum Ratings
DC Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . -0.5V to 7V
DC Input Diode Current, \
    For }\mp@subsup{\textrm{V}}{1}{}<-0.5\textrm{V}\mathrm{ or }\mp@subsup{\textrm{V}}{1}{}>\mp@subsup{\textrm{V}}{CC}{}+0.5\textrm{V}\ldots..................... . . 20mA
DC Output Diode Current, IOK
    For }\mp@subsup{\textrm{V}}{\textrm{O}}{}<-0.5\textrm{V}\mathrm{ or }\mp@subsup{\textrm{V}}{\textrm{O}}{}>\mp@subsup{\textrm{V}}{\textrm{CC}}{}+0.5\textrm{V
DC Drain Current, per Output, IO, For -0.5V < V 
    For Q Outputs.
    For I/O Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }355\textrm{mA
DC Output Source or Sink Current per Output Pin, IO
    For \mp@subsup{V}{O}{}>-0.5\textrm{V}\mathrm{ or }\mp@subsup{\textrm{V}}{\textrm{O}}{}<\mp@subsup{\textrm{V}}{\textrm{CC}}{}+0.5\textrm{V}\ldots................... 
DC V \CC or Ground Current, ICC ........................ . . 50mA
```


## Absolute Maximum Ratings

```
\begin{tabular}{|c|c|}
\hline Supply Voltage, V & -0.5V to 7V \\
\hline \multicolumn{2}{|l|}{DC Input Diode Current, \(\mathrm{I}_{\text {IK }}\)} \\
\hline For \(\mathrm{V}_{1}<-0.5 \mathrm{~V}\) or \(\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\) & \(\pm 20 \mathrm{~mA}\) \\
\hline \multicolumn{2}{|l|}{DC Output Diode Current, IOK} \\
\hline For \(\mathrm{V}_{\mathrm{O}}<-0.5 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\) & \(\pm 20 \mathrm{~mA}\) \\
\hline \multicolumn{2}{|l|}{DC Drain Current, per Output, \(\mathrm{I}_{\mathrm{O}}\), For \(-0.5 \mathrm{~V}<\mathrm{V}_{\mathrm{O}}<\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\)} \\
\hline For Q Outputs. & . 252 mA \\
\hline For I/O Outputs & \(\pm 35 \mathrm{~mA}\) \\
\hline \multicolumn{2}{|l|}{DC Output Source or Sink Current per Output Pin, IO} \\
\hline For \(\mathrm{V}_{\mathrm{O}}>-0.5 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{O}}<\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\) & \(\pm 25 \mathrm{~mA}\) \\
\hline C \(\mathrm{V}_{\mathrm{CC}}\) or Ground Current, \(\mathrm{I}_{\text {CC }}\) & \(\pm 50 \mathrm{~mA}\) \\
\hline
\end{tabular}
```


## Operating Conditions

|  |  |
| :---: | :---: |
| Supply Voltage Range, $\mathrm{V}_{\mathrm{CC}}$ |  |
| HC Types | 2 V to 6 V |
| HCT Types | .4.5V to 5.5V |
| DC Input or Output Voltage, $\mathrm{V}_{1}, \mathrm{~V}_{\mathrm{O}} \ldots \ldots . . . . . . . . . .0 \mathrm{OV}$ to $\mathrm{V}_{\mathrm{CC}}$Input Rise and Fall Time |  |
|  |  |
| 2V | 1000ns (Max) |
| 4.5 V . | 500ns (Max) |
| 6 V | 400ns (Max) |

## Thermal Information

Thermal Resistance (Typical, Note 1) $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$
E (PDIP) Package 69
M (SOIC) Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$
Maximum Storage Temperature Range . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . $300^{\circ} \mathrm{C}$
(SOIC - Lead Tips Only)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

## DC Electrical Specifications

| PARAMETER | SYMBOL | TEST CONDITIONS |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & (\mathrm{~V}) \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85{ }^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{I}}(\mathrm{V})$ | 10 (mA) |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| HC TYPES |  |  |  |  |  |  |  |  |  |  |  |  |  |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | - |  | 2 | 1.5 | - | - | 1.5 | - | 1.5 | - | V |
|  |  |  |  |  | 4.5 | 3.15 | - | - | 3.15 | - | 3.15 | - | V |
|  |  |  |  |  | 6 | 4.2 | - | - | 4.2 | - | 4.2 | - | V |
| Low Level Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | - |  | 2 | - | - | 0.5 | - | 0.5 | - | 0.5 | V |
|  |  |  |  |  | 4.5 | - | - | 1.35 | - | 1.35 | - | 1.35 | V |
|  |  |  |  |  | 6 | - | - | 1.8 | - | 1.8 | - | 1.8 | V |
| High Level Output Voltage CMOS Loads | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}$ | -0.02 |  | 2 | 1.9 | - | - | 1.9 | - | 1.9 | - | V |
|  |  |  |  |  | 4.5 | 4.4 | - | - | 4.4 | - | 4.4 | - | V |
|  |  |  |  |  | 6 | 5.9 | - | - | 5.9 | - | 5.9 | - | V |
| High Level Output Voltage <br> TTL Loads |  |  | Qn | I/On | - | - | - | - | - | - | - | - | V |
|  |  |  | -4 | -6 | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | V |
|  |  |  | -5.2 | -7.8 | 6 | 5.48 | - | - | 5.34 | - | 5.2 | - | V |
| Low Level Output Voltage CMOS Loads | $\mathrm{V}_{\text {OL }}$ | $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\text {IL }}$ | 0.02 |  | 2 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
|  |  |  |  |  | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
|  |  |  |  |  | 6 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| Low Level Output Voltage <br> TTL Loads |  |  | Qn | I/On | - | - | - | - | - | - | - | - | V |
|  |  |  | 4 | 6 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
|  |  |  | 5.2 | 7.8 | 6 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
| Input Leakage Current | 1 | $\mathrm{V}_{\mathrm{CC}}$ or GND | - |  | 6 | - | - | $\pm 0.1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ |

## DC Electrical Specifications (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & (\mathrm{~V}) \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{1}(\mathrm{~V})$ | 10 (mA) |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| Quiescent Device Current | ICC | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}} \text { or } \\ \mathrm{GND} \end{gathered}$ | 0 | 6 | - | - | 8 | - | 80 | - | 160 | $\mu \mathrm{A}$ |
| Three- State Leakage Current | $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | $\begin{gathered} \mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}} \\ \text { or } \mathrm{GND} \end{gathered}$ | - | 6 | - | - | $\pm 0.5$ | - | $\pm 5$ | - | $\pm 10$ | $\mu \mathrm{A}$ |
| HCT TYPES |  |  |  |  |  |  |  |  |  |  |  |  |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | - | $\begin{gathered} \hline 4.5 \text { to } \\ 5.5 \end{gathered}$ | 2 | - | - | 2 | - | 2 | - | V |
| Low Level Input Voltage | $\mathrm{V}_{\text {IL }}$ | - | - | $\begin{gathered} \hline 4.5 \text { to } \\ 5.5 \end{gathered}$ | - | - | 0.8 | - | 0.8 | - | 0.8 | V |
| High Level Output Voltage CMOS Loads | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | -0.02 | 4.5 | 4.4 | - | - | 4.4 | - | 4.4 | - | V |
| High Level Output Voltage TTL Loads |  |  | -4 | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | V |
| Low Level Output Voltage CMOS Loads | $\mathrm{V}_{\text {OL }}$ | $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | 0.02 | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| Low Level Output Voltage TTL Loads |  |  | 4 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
| Input Leakage Current | 1 | $\mathrm{V}_{\mathrm{CC}}$ and GND | 0 | 5.5 | - |  | $\pm 0.1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Quiescent Device Current | ICC | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \text { or } \\ \mathrm{GND} \end{gathered}$ | 0 | 5.5 | - | - | 8 | - | 80 | - | 160 | $\mu \mathrm{A}$ |
| Three- State Leakage Current | $\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}} \\ \text { or } \mathrm{GND} \end{gathered}$ | - | 6 | - | - | $\pm 0.5$ | - | $\pm 5$ | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Additional Quiescent Device Current Per Input Pin: 1 Unit Load | $\Delta \mathrm{l}_{\mathrm{CC}}$ (Note 2) | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}} \\ & -2.1 \end{aligned}$ | - | $\begin{gathered} \hline 4.5 \text { to } \\ 5.5 \end{gathered}$ | - | 100 | 360 | - | 450 | - | 490 | $\mu \mathrm{A}$ |

NOTE:
2. For dual-supply systems theoretical worst case $\left(\mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}\right)$ specification is 1.8 mA .

## HCT Input Loading Table

| INPUT | UNIT LOADS |
| :---: | :---: |
| $\mathrm{S} 1, \overline{\mathrm{MR}}$ | 0.25 |
| $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ | 0.25 |
| $\mathrm{DSO}, \mathrm{DS7}$ | 0.25 |
| $\mathrm{~S} 0, \mathrm{CP}$ | 0.6 |
| $\overline{\mathrm{OE}}, \overline{\mathrm{OE} 2}$ | 0.3 |

NOTE: Unit Load is $\Delta_{\mathrm{CC}}$ limit specific in Static Specifications Table, e.g., $360 \mu \mathrm{~A}$ max. at $25^{\circ} \mathrm{C}$.

Prerequisite for Switching Specifications

| PARAMETER | SYMBOL | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85{ }^{\circ} \mathrm{C}$ |  |  | $-55^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| HC TYPES |  |  |  |  |  |  |  |  |  |  |  |  |
| Maximum Clock Frequency | $\mathrm{f}_{\text {MAX }}$ | 2 | 6 | - | - | 5 | - | - | 4 | - | - | MHz |
|  |  | 4.5 | 30 | - | - | 25 | - | - | 20 | - | - | MHz |
|  |  | 6 | 35 | - | - | 29 | - | - | 23 | - | - | MHz |
| $\overline{\mathrm{MR}}$ Pulse Width | ${ }^{\text {tw }}$ | 2 | 50 | - | - | 65 | - | - | 75 | - | - | ns |
|  |  | 4.5 | 10 | - | - | 13 | - | - | 15 | - | - | ns |
|  |  | 6 | 9 | - | - | 11 | - | - | 13 | - | - | ns |
| Clock Pulse Width | ${ }^{\text {tw }}$ | 2 | 80 | - | - | 100 | - | - | 120 | - | - | ns |
|  |  | 4.5 | 16 | - | - | 20 | - | - | 24 | - | - | ns |
|  |  | 6 | 14 | - | - | 17 | - | - | 20 | - | - | ns |
| Setup Time DS0, DS7, I/On to Clock | tSU | 2 | 100 | - | - | 125 | - | - | 150 | - | - | ns |
|  |  | 4.5 | 20 | - | - | 25 | - | - | 30 | - | - | ns |
|  |  | 6 | 17 | - | - | 21 | - | - | 26 | - | - | ns |
| Hold Time DS0, DS7, I/On, S0, S1 to Clock | ${ }^{\text {H }}$ | 2 | 0 | - | - | 0 | - | - | 0 | - | - | ns |
|  |  | 4.5 | 0 | - | - | 0 | - | - | 0 | - | - | ns |
|  |  | 6 | 0 | - | - | 0 | - | - | 0 | - | - | ns |
| Recovery Time $\overline{\mathrm{MR}}$ to Clock | $t_{\text {REC }}$ | 2 | 5 | - | - | 5 | - | - | 5 | - | - | ns |
|  |  | 4.5 | 5 | - | - | 5 | - | - | 5 | - | - | ns |
|  |  | 6 | 5 | - | - | 5 | - | - | 5 | - | - | ns |
| Setup Time S1, S0 to Clock | ${ }_{\text {t }}^{\text {SU }}$ | 2 | 120 | - | - | 150 | - | - | 180 | - | - | ns |
|  |  | 4.5 | 24 | - | - | 30 | - | - | 36 | - | - | ns |
|  |  | 6 | 20 | - | - | 26 | - | - | 31 | - | - | ns |
| HCT TYPES |  |  |  |  |  |  |  |  |  |  |  |  |
| Maximum Clock Frequency | $\mathrm{f}_{\text {MAX }}$ | 4.5 | 25 | - | - | 20 | - | - | 16 | - | - | MHz |
| $\overline{\mathrm{MR}}$ Pulse Width | ${ }^{\text {tw }}$ | 4.5 | 15 | - | - | 19 | - | - | 22 | - | - | ns |
| Clock Pulse Width | $t_{W}$ | 4.5 | 20 | - | - | 25 | - | - | 30 | - | - | ns |
| Setup Time DS0, DS7, I/On, S0, S1 to Clock | tsu | 4.5 | 20 | - | - | 25 | - | - | 30 | - | - | ns |
| Hold Time DS0, DS7, I/On, S0, S1 to Clock | $t_{H}$ | 4.5 | 0 | - | - | 0 | - | - | 0 | - | - | ns |
| Recovery Time MR to Clock | $t_{\text {REC }}$ | 4.5 | 5 | - | - | 5 | - | - | 5 | - | - | ns |
| Setup Time S1, S0 to Clock | tsu | 4.5 | 27 | - | - | 34 | - | - | 41 | - | - | ns |

Switching Specifications $C_{L}=50 \mathrm{pF}$, Input $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns}$

| PARAMETER | SYMBOL | TEST CONDITIONS | $\mathrm{V}_{\mathrm{cc}}$ (V) | $25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} -40^{\circ} \mathrm{C} \text { TO } \\ 85^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} -55^{\circ} \mathrm{C} \text { тO } \\ 125^{\circ} \mathrm{C} \end{gathered}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| HC TYPES |  |  |  |  |  |  |  |  |  |  |  |
| Propagation Delay Clock to I/O Output, Clock to Q0 and Q7, $\overline{\mathrm{MR}}$ to Output | tpLH, tPHL | $C_{L}=50 \mathrm{pF}$ | 2 | - | - | 200 | - | 250 | - | 300 | ns |
|  |  |  | 4.5 | - | - | 40 | - | 50 | - | 60 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 17 | - | - | - | - | - | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 6 | - | - | 34 | - | 43 | - | 51 | ns |
| Output Enable and Disable Times | tpzL | $C_{L}=15 \mathrm{pF}$ | 5 | - | 10 | - | - | - | - | - | ns |
|  | tPZH, tPLZ |  |  | - | 13 | - | - | - | - | - | ns |
|  | $t_{\text {PHZ }}$ |  |  | - | 15 | - | - | - | - | - | ns |
| Output High-Z to High Level | tpZH | $C_{L}=50 \mathrm{pF}$ | 2 | - | - | 155 | - | 195 | - | 235 | ns |
|  |  |  | 4.5 | - | - | 31 | - | 39 | - | 47 | ns |
|  |  |  | 6 | - | - | 26 | - | 33 | - | 40 | ns |
| Output High Level to High-Z | ${ }_{\text {tPHZ }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 185 | - | 230 | - | 280 | ns |
|  |  |  | 4.5 | - | - | 37 | - | 46 | - | 56 | ns |
|  |  |  | 6 | - | - | 31 | - | 39 | - | 48 | ns |
| Output Low Level to High-Z | $t_{\text {PLZ }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 155 | - | 195 | - | 235 | ns |
|  |  |  | 4.5 | - | - | 31 | - | 39 | - | 47 | ns |
|  |  |  | 6 | - | - | 26 | - | 33 | - | 40 | ns |
| Output High-Z to Low Level | $t_{\text {PZL }}$ | $C_{L}=50 \mathrm{pF}$ | 2 | - | - | 130 | - | 165 | - | 195 | ns |
|  |  |  | 4.5 | - | - | 26 | - | 33 | - | 39 | ns |
|  |  |  | 6 | - | - | 22 | - | 28 | - | 33 | ns |
| Output Transition Time Q0, Q7 | ${ }_{\text {t }}$ HL, ${ }^{\text {t }}$ LLH | $C_{L}=50 \mathrm{pF}$ | 2 | - | - | 75 | - | 95 | - | 110 | ns |
|  |  |  | 4.5 | - | - | 15 | - | 19 | - | 22 | ns |
|  |  |  | 6 | - | - | 13 | - | 16 | - | 19 | ns |
| $\mathrm{I} / \mathrm{O}_{0}$ to $\mathrm{I} / \mathrm{O}_{7}$ | ${ }^{\text {t }}$ HLL,${ }_{\text {t }}^{\text {LLH }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 60 | - | 75 | - | 90 | ns |
|  |  |  | 4.5 | - | - | 12 | - | 15 | - | 18 | ns |
|  |  |  | 6 | - | - | 10 | - | 13 | - | 15 | ns |
| Input Capacitance | $\mathrm{C}_{1}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | - | 10 | - | 10 | - | 10 | - | 10 | pF |
| Three-State Output Capacitance | $\mathrm{Co}_{0}$ | - | - | 20 | - | 20 | - | 20 | - | 20 | pF |
| Power Dissipation Capacitance (Notes 3, 4) | $\mathrm{C}_{\text {PD }}$ | $C_{L}=15 \mathrm{pF}$ | 5 | - | 150 | - | - | - | - | - | pF |

Switching Specifications $C_{L}=50 \mathrm{pF}$, Input $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns} \quad$ (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} -40^{\circ} \mathrm{C} \text { TO } \\ 85^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} -55^{\circ} \mathrm{C} \text { TO } \\ 125^{\circ} \mathrm{C} \end{gathered}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| HCT TYPES |  |  |  |  |  |  |  |  |  |  |  |
| Propagation Delay Clock to I/O Output, Clock to Q0 and Q7 | $\mathrm{t}_{\text {PHL, }} \mathrm{tPLH}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 45 | - | 56 | - | 68 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 19 | - | - | - | - | - | ns |
| $\overline{\mathrm{MR}}$ to Output | ${ }_{\text {tPHL, }}$ tPLH | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 46 | - | 58 | - | 69 | ns |
| Output Enable and Disable Times | ${ }^{\text {tPZL }}, \mathrm{t} P Z \mathrm{H}$, tPLZ, tPHZ | $C_{L}=15 \mathrm{pF}$ | 5 | - | $\begin{gathered} 10, \\ 13,15 \end{gathered}$ | - | - | - | - | - | ns |
| Output High-Z to High Level | tPZH | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 32 | - | 40 | - | 48 | ns |
| Output High Level to High-Z | tpHz | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 37 | - | 46 | - | 56 | ns |
| Output Low Level to High-Z | tplz | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 32 | - | 40 | - | 48 | ns |
| Output High-Z to Low Level | tpzL | $C_{L}=50 \mathrm{pF}$ | 4.5 | - | - | 30 | - | 38 | - | 45 | ns |
| Output Transition Time Q0, Q7 | ${ }_{\text {t }}$ LH, ${ }_{\text {t }}$ HLL | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 15 | - | 19 | - | 22 | ns |
| $\mathrm{l} / \mathrm{O}_{0}$ to $\mathrm{I} / \mathrm{O}_{7}$ |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 12 | - | 15 | - | 18 | ns |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | - | 10 | - | 10 | - | 10 | - | 10 | pF |
| Three-State Output Capacitance | $\mathrm{C}_{\mathrm{O}}$ | - | - | 20 | - | 20 | - | 20 | - | 20 | pF |
| Power Dissipation Capacitance (Notes 3, 4) | CPD | $C_{L}=15 p F$ | 5 | - | 170 | - | - | - | - | - | pF |

## NOTES:

3. $C_{P D}$ is used to determine the dynamic power consumption, per register.
4. $\mathrm{P}_{\mathrm{D}}=\mathrm{C}_{P D} \mathrm{~V}_{C C}{ }^{2} \mathrm{f}_{\mathrm{i}}+\sum\left(\mathrm{C}_{\mathrm{L}} \mathrm{V}_{C C}{ }^{2} \mathrm{f}_{\mathrm{O}}\right)$ where $\mathrm{f}_{\mathrm{i}}=$ Input Frequency, $\mathrm{f}_{\mathrm{O}}=$ Output Frequency, $\mathrm{C}_{\mathrm{L}}=$ Output Load Capacitance,
$\mathrm{V}_{\mathrm{CC}}=$ Supply Voltage.

## Test Circuits and Waveforms



NOTE: Outputs should be switching from $10 \% \mathrm{~V}_{\mathrm{CC}}$ to $90 \% \mathrm{~V}_{\mathrm{CC}}$ in accordance with device truth table. For $f_{\text {MAX }}$, input duty cycle $=50 \%$.
FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH


NOTE: Outputs should be switching from $10 \% \mathrm{~V}_{\mathrm{CC}}$ to $90 \% \mathrm{~V}_{\mathrm{CC}}$ in accordance with device truth table. For $\mathrm{f}_{\mathrm{MAX}}$, input duty cycle $=50 \%$.
FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH

Test Circuits and Waveforms (Continued)


FIGURE 3. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC


FIGURE 5. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS


FIGURE 4. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC


FIGURE 6. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS

Test Circuits and Waveforms (Continued)


FIGURE 7. HC THREE-STATE PROPAGATION DELAY WAVEFORM


FIGURE 8. HCT THREE-STATE PROPAGATION DELAY WAVEFORM


NOTE: Open drain waveforms $t_{\text {PLZ }}$ and $t_{P Z L}$ are the same as those for three-state shown on the left. The test circuit is Output $R_{L}=1 \mathrm{k} \Omega$ to $V_{C C}, C_{L}=50 p F$.

FIGURE 9. HC AND HCT THREE-STATE PROPAGATION DELAY TEST CIRCUIT

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | $\text { Eco Plan }{ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5962-8780601RA | ACTIVE | CDIP | $J$ | 20 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| 5962-8943601MRA | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| CD54HC299F | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 SNPB | N/ A for Pkg Type |
| CD54HC299F3A | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 SNPB | N/ A for Pkg Type |
| CD54HCT299F3A | ACTIVE | CDIP | $J$ | 20 | 1 | TBD | A42 SNPB | N/ A for Pkg Type |
| CD74HC299E | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N/A for Pkg Type |
| CD74HC299EE4 | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type |
| CD74HC299M | ACTIVE | SOIC | DW | 20 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC299M96 | ACTIVE | SOIC | DW | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC299M96E4 | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br})$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC299M96G4 | ACTIVE | SOIC | DW | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC299ME4 | ACTIVE | SOIC | DW | 20 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC299MG4 | ACTIVE | SOIC | DW | 20 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HCT299E | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type |
| CD74HCT299EE4 | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type |
| CD74HCT299M | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HCT299M96 | ACTIVE | SOIC | DW | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HCT299M96E4 | ACTIVE | SOIC | DW | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HCT299M96G4 | ACTIVE | SOIC | DW | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HCT299ME4 | ACTIVE | SOIC | DW | 20 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HCT299MG4 | ACTIVE | SOIC | DW | 20 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

[^0]at high temperatures, TI Pb -Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no $\mathbf{S b} / \mathrm{Br}$ ): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine ( Br ) and Antimony ( Sb ) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall Tl's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL BOX INFORMATION


TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :--- | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


| Device | Package | Pins | Site | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> $(\mathbf{m m})$ | A0 (mm) | B0 (mm) | K0 (mm) | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD74HC299M96 | DW | 20 | SITE 41 | 330 | 24 | 10.8 | 13.0 | 2.7 | 12 | 24 | Q1 |
| CD74HCT299M96 | DW | 20 | SITE 41 | 330 | 24 | 10.8 | 13.0 | 2.7 | 12 | 24 | Q1 |



| Device | Package | Pins | Site | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD74HC299M96 | DW | 20 | SITE 41 | 346.0 | 346.0 | 41.0 |
| CD74HCT299M96 | DW | 20 | SITE 41 | 346.0 | 346.0 | 41.0 |



| DIM PINS ** | 14 | 16 | 18 | 20 |
| :---: | :---: | :---: | :---: | :---: |
| A | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC |
| B MAX | 0.785 <br> $(19,94)$ | .840 <br> $(21,34)$ | 0.960 <br> $(24,38)$ | 1.060 <br> $(26,92)$ |
| B MIN | - | - | - | - |
| C MAX | 0.300 <br> $(7,62)$ | 0.300 <br> $(7,62)$ | 0.310 <br> $(7,87)$ | 0.300 <br> $(7,62)$ |
| C MIN | 0.245 <br> $(6,22)$ | 0.245 <br> $(6,22)$ | 0.220 <br> $(5,59)$ | 0.245 <br> $(6,22)$ |



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package is hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
16 PINS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C) Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D The 20 pin end lead shoulder width is a vendor option, either half or full width.

DW (R-PDSO-G2O)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013 variation AC.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent Tl deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.
Tl assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated Tl product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Tl products are neither designed nor intended for use in automotive applications or environments unless the specific Tl products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, Tl will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

| Amplifiers | amplifier.ti.com |
| :--- | :--- |
| Data Converters | aataconverter.ti.com |
| DSP | asp.ti.com |
| Interface | nterface.ti.com |
| Logic | ogic.ti.com |
| Power Mgmt | ower.ti.com |
| Microcontrollers | microcontroller.ti.com |
| RFID | WWW.ti-rfid.com |
| Low Power | WWw.ti.com/pw |
| Wireless |  |

Applications
Audio
Automotive
Broadband
Digital Control
Military
Optical Networking
Security
Telephony
Video \& Imaging
Wireless Nww.ti.com/wireless
www.ti.com/audio
WWw.ti.com/automotive
WWw.ti.com/broadband www.ti.com/digitalcontro www.ti.com/military www.ti.com/opticalnetwork www.ti.com/security Www.ti.com/telephony Www.ti.com/vided

Nww.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated


[^0]:    ${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
    TBD: The $\mathrm{Pb}-\mathrm{Free} / \mathrm{Green}$ conversion plan has not been defined.
    Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered

