

IRF9Z14PbF


HEXFET® Power MOSFET

- Dynamic dv/dt Rating
- Repetitive Avalanche Rated
- P-Channel
- 175°C Operating Temperature
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements
- Lead-Free

Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.


The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.



$$V_{DS} = -60V$$

$$R_{DS(on)} = 0.50\Omega$$

$$I_D = -6.7A$$



Absolute Maximum Ratings

	Parameter	Max.	Units
I_D @ $T_C = 25^\circ\text{C}$	Continuous Drain Current, V_{GS} @ -10 V	-6.7	A
I_D @ $T_C = 100^\circ\text{C}$	Continuous Drain Current, V_{GS} @ -10 V	-4.7	
I_{DM}	Pulsed Drain Current ①	-27	
P_D @ $T_C = 25^\circ\text{C}$	Power Dissipation	43	W
	Linear Derating Factor	0.29	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulse Avalanche Energy ②	140	mJ
I_{AR}	Avalanche Current ①	-6.7	A
E_{AR}	Repetitive Avalanche Energy ①	4.3	mJ
dv/dt	Peak Diode Recovery dv/dt ③	-4.5	V/ns
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to +175	°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf•in (1.1 N•m)	


Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	—	3.5	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	—	0.50	—	
$R_{\theta JA}$	Junction-to-Ambient	—	—	62	


IRF9Z14PbF

International
IR Rectifier

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	-60	—	—	V	$V_{GS}=0V$, $I_D=-250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	-0.060	—	$V/^\circ\text{C}$	Reference to 25°C , $I_D=-1mA$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	—	0.50	Ω	$V_{GS}=-10V$, $I_D=-4.0A$ ④
$V_{GS(th)}$	Gate Threshold Voltage	-2.0	—	-4.0	V	$V_{DS}=V_{GS}$, $I_D=-250\mu A$
g_{fs}	Forward Transconductance	1.4	—	—	S	$V_{DS}=-25V$, $I_D=-4.0A$ ④
I_{DSS}	Drain-to-Source Leakage Current	—	—	-100	μA	$V_{DS}=-60V$, $V_{GS}=0V$
		—	—	-500		$V_{DS}=-48V$, $V_{GS}=0V$, $T_J=150^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	-100	nA	$V_{GS}=-20V$
	Gate-to-Source Reverse Leakage	—	—	100		$V_{GS}=20V$
Q_g	Total Gate Charge	—	—	12	nC	$I_D=-6.7A$
Q_{gs}	Gate-to-Source Charge	—	—	3.8		$V_{DS}=-48V$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	5.1		$V_{GS}=-10V$ See Fig. 6 and 13 ④
$t_{d(on)}$	Turn-On Delay Time	—	11	—	ns	$V_{DD}=-30V$
t_r	Rise Time	—	63	—		$I_D=-6.7A$
$t_{d(off)}$	Turn-Off Delay Time	—	10	—		$R_G=24\Omega$
t_f	Fall Time	—	31	—		$R_D=4.0\Omega$ See Figure 10 ④
L_D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6 mm (0.25in.) from package and center of die contact 
L_S	Internal Source Inductance	—	7.5	—		
C_{iss}	Input Capacitance	—	270	—	pF	$V_{GS}=0V$
C_{oss}	Output Capacitance	—	170	—		$V_{DS}=-25V$
C_{rss}	Reverse Transfer Capacitance	—	31	—		$f=1.0MHz$ See Figure 5

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	-6.7	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	-27		
V_{SD}	Diode Forward Voltage	—	—	-5.5	V	$T_J=25^\circ\text{C}$, $I_S=-6.7A$, $V_{GS}=0V$ ④
t_{rr}	Reverse Recovery Time	—	80	160	ns	$T_J=25^\circ\text{C}$, $I_F=-6.7A$
Q_{rr}	Reverse Recovery Charge	—	0.096	0.19	μC	$di/dt=100A/\mu s$ ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)				

Notes:

① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)

③ $I_{SD} \leq -6.7A$, $di/dt \leq 90A/\mu s$, $V_{DD} \leq V_{(BR)DSS}$, $T_J \leq 175^\circ\text{C}$

② $V_{DD}=-25V$, starting $T_J=25^\circ\text{C}$, $L=3.6mH$, $R_G=25\Omega$, $I_{AS}=-6.7A$ (See Figure 12)

④ Pulse width $\leq 300\mu s$; duty cycle $\leq 2\%$.




Fig 1. Typical Output Characteristics,
 $T_C = 25^\circ\text{C}$




Fig 2. Typical Output Characteristics,
 $T_C = 175^\circ\text{C}$




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13b. Gate Charge Test Circuit

The diagram shows a Class D amplifier circuit. It consists of two MOSFETs in a half-bridge configuration, each with an anti-parallel diode. The MOSFETs are driven by a differential-mode gate driver with two input terminals labeled '+' and '-'. The output of the bridge is connected to a load consisting of an inductor and a resistor in series. The input to the gate driver is a square wave pulse from a pulse generator. The output voltage across the load is labeled V_{DUT} . The current through the load is labeled I_{DUT} . The load is connected to ground, which is also the source connection for both MOSFETs.


Circuit Layout Considerations

- Low Stray Inductance
- Ground Plane
- Low Leakage Inductance Current Transformer

Control Parameters:

- dv/dt controlled by R_G
- I_{SD} controlled by Duty Factor "D"
- D.U.T. - Device Under Test

**** Use P-Channel Driver for P-Channel Measurements**




*** $V_{GS} = 5.0V$ for Logic Level and 3V Drive Devices

Fig. 14 For N and P Channel HEXFETS

International
IOR Rectifier


Dimensions are shown in millimeters (inches)



NOTES:

1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.	3 OUTLINE CONFORMS TO JEDEC OUTLINE TO-220AB.
2 CONTROLLING DIMENSION : INCH	4 HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.

EXAMPLE: THIS IS AN IRF1010
LOT CODE 1789
ASSEMBLED ON WW 19, 1997
IN THE ASSEMBLY LINE "C"
Note: "P" in assembly line
position indicates "Lead-Free"



Data and specifications subject to change without notice.

International
IOR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.08/04

www.irf.com