

Product Features

- 800 – 2400 MHz
- +32.5 dBm P1dB
- -51 dBc ACLR @ $\frac{1}{4}$ W P_{AVG}
- -55 dBc IMD3 @ $\frac{1}{4}$ W PEP
- 17% Efficiency @ $\frac{1}{4}$ W P_{AVG}
- Internal Active Bias
- Internal Temp Compensation
- Capable of handling 7:1 VSWR @ 28 Vcc, 2.14 GHz, 1W CW Pout
- Lead-free/RoHS-compliant 5x6 mm power DFN package

Applications

- Mobile Infrastructure HPA
- WiBro HPA

Specifications

W-CDMA 3GPP Test Model 1+64 DPCH, 60% clipping, PAR = 8.6 dB @ 0.01% Probability, 3.84 MHz BW, Vcc = +28V, Icq = 40 mA

Parameter	Units	Min	Typ	Max
Operational Bandwidth	MHz	800		2200
Test Frequency	MHz		2140	
Output Channel Power	dBm		+24	
Power Gain	dB		13.5	
Input Return Loss	dB		12	
Output Return Loss	dB		8	
ACLR	dBc		-51	
IMD3 @ +24 dBm PEP	dBc		-55	
PIN_VPD Current, I _{pd}	mA		1	
Operating Current, I _{cc}	mA		52	
Collector Efficiency	%		17	
Output P1dB	dBm		+32.5	
Quiescent Current, I _{cq}	mA		40	
V _{pd} , V _{bias}	V		+5	
V _{cc}	V		+28	



Product Description

The AP601 is a high dynamic range power amplifier in a lead-free/RoHS-compliant 5x6mm power DFN SMT package. The single stage amplifier has 13.5 dB gain, while being able to achieve high performance for 800-2400 MHz applications with up to +32.5 dBm of compressed 1dB power.

The AP601 uses a high reliability, high voltage InGaP/GaAs HBT process technology. The device incorporates proprietary bias circuitry to compensate for variations in linearity and current draw over temperature. The module does not require any negative bias voltage; an internal active bias allows the AP601 to operate directly off a commonly used high voltage supply (typically +24 to +32V). An added feature allows the quiescent bias to be adjusted externally to meet specific system requirements.

The AP601 is targeted for use as a pre-driver and driver stage amplifier in wireless infrastructure where high linearity and high efficiency is required. This combination makes the device an excellent candidate for next generation multi-carrier 3G mobile infrastructure.

Functional Diagram



Typical Performance

W-CDMA 3GPP Test Model 1+64 DPCH, 60% clipping, PAR = 8.6 dB @ 0.01% Probability, 3.84 MHz BW, Vcc = +28V, Icq = 40 mA

Parameter	Units	Typical		
Test Frequency	MHz	940	1960	2140
Channel Power	dBm	+24	+24	+24
Power Gain	dB	15.8	15	13.5
Input Return Loss	dB	13	11	12
Output Return Loss	dB	7	10	8
ACLR	dBc	-50	-49	-51
IMD3 @ +24 dBm PEP	dBc	-51	-62	-55
Operating Current, I _{cc}	mA	52	52	52
Collector Efficiency	%	17	17	17
Output P1dB	dBm	+32.5	+32.7	+32.5
Quiescent Current, I _{cq}	mA		40	
V _{pd} , V _{bias}	V		+5	
V _{cc}	V		+28	

Notes:

- The reference designs shown in this datasheet have the device optimized for WCDMA ACLR performance at +25° C. Biasing for the amplifier is suggested at Vcc = +28V and Icq = 40 mA to achieve the best tradeoff in terms of efficiency and linearity. Increasing Icq will improve upon the device linearity (IMD3 and ACLR), but will decrease the efficiency performance slightly. More information is given in the other parts of this datasheet.
- The AP601 evaluation board has been tested for ruggedness to be capable of handling:
7:1 VSWR @ +28 Vcc, 2140 MHz, 1W CW Pout,
5:1 VSWR @ +30 Vcc, 2140 MHz, 1W CW Pout,
3:1 VSWR @ +32 Vcc, 2140 MHz, 1W CW Pout.

Absolute Maximum Rating

Parameter	Rating
Storage Temperature, T _{stg}	-55 to +125 °C
Junction Temperature, T _j For 10 ⁶ hours MTTF	192 °C
RF Input Power (CW tone), P _{in}	Input P6dB
Breakdown Voltage C-B, BV _{CBO}	80 V @ 0.1 mA
Breakdown Voltage C-E, BV _{CEO}	51 V @ 0.1 mA
Quiescent Bias Current, I _{CQ}	80 mA
Power Dissipation, P _{DISS}	2.3 W

Operation of this device above any of these parameters may cause permanent damage.

Ordering Information

Part No.	Description
AP601-F	High Dynamic Range 28V 1.8W HBT Amplifier
AP601-PCB900	869-960 MHz Evaluation board
AP601-PCB1960	1930-1990 MHz Evaluation board
AP601-PCB2140	2110-2170 MHz Evaluation board

Specifications and information are subject to change without notice




AP601

High Dynamic Range 1.8W 28V HBT Amplifier

Typical Device Data

S-Parameters ($V_{CC} = +28$ V, $V_{PD} = V_{BIAS} = 5$ V, $I_{CQ} = 40$ mA, $T = 25$ °C, unmatched 50 ohm system, calibrated to device leads)




The gain for the unmatched device in 50 ohm system is shown as the trace in black color. For a tuned circuit for a particular frequency, it is expected that actual gain will be higher, up to the maximum stable gain. The maximum stable gain is shown in the marked red line. The impedance plots are shown from 50 – 3000 MHz, with markers placed at 0.5 – 3.0 GHz in 0.5 GHz increments.

Freq (MHz)	S11 (dB)	S11 (ang)	S21 (dB)	S21 (ang)	S12 (dB)	S12 (ang)	S22 (dB)	S22 (ang)
50	-9.60	-165.86	22.23	169.20	-46.52	80.76	-0.25	-5.41
100	-8.20	-156.90	21.64	160.86	-41.16	69.46	-0.38	-14.13
200	-5.47	-154.63	20.66	144.37	-36.22	55.53	-1.13	-26.14
400	-2.93	-164.90	18.00	121.17	-32.88	35.73	-2.85	-41.81
600	-2.02	-173.51	15.57	107.46	-31.96	24.64	-3.92	-51.12
800	-1.58	-179.10	13.78	98.50	-31.66	18.33	-4.42	-58.97
1000	-1.69	177.02	12.16	89.73	-30.97	22.20	-4.57	-65.06
1200	-1.49	173.06	11.02	82.27	-30.27	13.95	-4.73	-70.40
1400	-1.52	168.28	10.09	75.95	-29.97	9.68	-4.46	-74.09
1600	-1.70	162.02	9.48	69.46	-29.41	5.89	-4.15	-77.84
1800	-2.01	153.47	9.14	61.67	-28.83	1.59	-3.85	-81.69
2000	-2.35	142.58	8.93	52.54	-28.18	-4.64	-3.63	-85.86
2200	-2.78	130.51	8.73	42.07	-27.42	-11.50	-3.42	-90.97
2400	-3.34	119.29	8.50	30.77	-26.75	-20.45	-3.20	-97.68
2600	-4.04	111.03	8.34	17.30	-26.07	-30.92	-2.86	-106.74
2800	-5.00	109.46	8.17	1.87	-25.45	-44.10	-2.39	-119.23
3000	-5.86	118.67	8.03	-16.70	-25.11	-62.65	-1.91	-134.59

Device S-parameters are available for download off of the website at: <http://www.wj.com>

Baseplate Configuration




Notes*

1. Please note that for reliable operation, the evaluation board will have to be mounted to a much larger heat sink during operation and in laboratory environments to dissipate the power consumed by the device. The use of a convection fan is also recommended in laboratory environments.
2. The area around the module underneath the PCB should not contain any soldermask in order to maintain good RF grounding.
3. For proper and safe operation in the laboratory, the power-on sequencing is recommended.

Bias.	Voltage (V)
Vcc	+28
Vbias	+5
Vpd	+5

Notes:



Specifications and information are subject to change without notice




AP601

High Dynamic Range 1.8W 28V HBT Amplifier

869-960 Application Circuit (AP601-PCB900)


Typical WCDMA Performance at 25 °C
at a channel power of +24 dBm

Frequency (MHz)	880	940	Units
W-CDMA Ch. Power	+24	+24	dBm
Power Gain	16.5	15.8	dB
Input Return Loss	8.9	14	dB
Output Return Loss	15	7.5	dB
ACLR	-50	-50	dBc
IMD3 @ +24 dBm PEP	-51	-51	dBc
Operating Current, Icc	54	52	mA
Collector Efficiency	16.6	17	%
Output P1dB	+32.5	+32.5	dBm
Quiescent Current, Icq	40		mA
Vpd, Vbias	+5		V
Vcc	+28		V




Notes:

1. The primary RF microstrip line is 50 Ω .
2. Components shown on the silkscreen but not on the schematic are not used.
3. The center of C1 is at 0.710" (29.1° @ 940 MHz) from the center of C24.
4. The center of C24 is placed at 0.285" (11.7° @ 940 MHz) from the edge of the AP601 (U1).
5. The center of C26 is placed at 0.055" (2.3° @ 940 MHz) from the edge of the AP601 (U1).
6. The center of L4 is at 0.095" (3.9° @ 940 MHz) from the center of C26.
7. The bold-faced RF trace is for the DC bias feed. The stub's length is approximately a $\frac{1}{4} \lambda$.
8. The main RF trace is cut at components L3 and L4 for this particular reference design.



869-960 MHz Application Circuit Performance Plots



Unconditionally stable circuit version of this application circuit is available for download off of the website at: <http://www.wj.com>

Specifications and information are subject to change without notice




AP601

High Dynamic Range 1.8W 28V HBT Amplifier

1930-1990 MHz Application Circuit (AP601-PCB1960)


Typical WCDMA Performance at 25 °C
at a channel power of +24 dBm

Frequency	1960 MHz
W-CDMA Channel Power	+24 dBm
Power Gain	15 dB
Input Return Loss	11 dB
Output Return Loss	10 dB
ACLR	-49 dBc
IMD3 @ +24 dBm PEP	-62 dBc
Operating Current, Icc	52 mA
Collector Efficiency	17 %
Output P1dB	+32.7 dBm
Quiescent Current, Icq	40 mA
Vpd, Vbias	+5 V
Vcc	+28 V









Notes:

1. The primary RF microstrip line is 50 Ω .
2. Components shown on the silkscreen but not on the schematic are not used.
3. The center of L3 is placed at 0.035" (3.0° @ 1960 MHz) from the center of C5.
4. The center of C5 is placed at 0.085" (7.3° @ 1960 MHz) from the edge of the AP601 (U1).
5. The center of C19 is placed at 0.755" (64.5° @ 1960 MHz) from the edge of the AP601 (U1).
6. The center of C18 is placed at 0.300" (25.6° @ 1960 MHz) from the center of C19.
7. The bold-faced RF trace is for the DC bias feed. The stub's length is approximately a $\frac{1}{4} \lambda$.
8. The main RF trace is cut at component location L3 for this particular reference design.



1930-1990 MHz Application Circuit Performance Plots



Specifications and information are subject to change without notice





AP601

High Dynamic Range 1.8W 28V HBT Amplifier

2110-2170 MHz Application Circuit (AP601-PCB2140)

Typical WCDMA Performance at 25 °C
at a channel power of +24 dBm

Frequency	2140 MHz
W-CDMA Channel Power	+24 dBm
Power Gain	13.5 dB
Input Return Loss	12 dB
Output Return Loss	8 dB
ACLR	-51 dBc
IMD3 @ +24 dBm PEP	-55 dBc
Operating Current, Icc	52 mA
Collector Efficiency	17 %
Output P1dB	+32.5 dBm
Quiescent Current, Icq	40 mA
Vpd, Vbias	+5 V
Vcc	+28 V




Notes:

1. The primary RF microstrip line is 50 Ω .
2. Components shown on the silkscreen but not on the schematic are not used.
3. The center of C22 is placed at 0.090" (8.4° @ 2140 MHz) from the center of C1.
4. The center of C1 is placed at 0.910" (84.9° @ 2140 MHz) from the center of C5.
5. The center of C5 is placed at 0.100" (9.3° @ 2140 MHz) from the edge of the AP601 (U1).
6. The center of C19 is placed at 0.760" (70.9° @ 2140 MHz) from the edge of the AP601 (U1).
7. The bold-faced RF trace is for the DC bias feed. The stub's length is approximately a $\frac{1}{4} \lambda$.

2110-2170 MHz Application Circuit Performance Plots

W-CDMA 3GPP Test Model 1+64 DPCH, 60% clipping, PAR = 8.6 dB @ 0.01% Probability, 3.84 MHz BW



Unconditionally stable circuit version of this application circuit is available for download off of the website at: <http://www.wj.com>

Specifications and information are subject to change without notice




AP601

High Dynamic Range 1.8W 28V HBT Amplifier

2110-2170 MHz Application Circuit Performance Plots

W-CDMA 3GPP Test Model 1+64 DPCH, 60% clipping, PAR = 8.6 dB @ 0.01% Probability, 3.84 MHz BW



Specifications and information are subject to change without notice











AP601

High Dynamic Range 1.8W 28V HBT Amplifier

2110-2170 MHz Application Note: Changing I_{CQ} Biasing Configurations

The AP601 can be configured to operate with lower bias current by varying the bias-adjust resistor – R2. The recommended circuit configurations shown previously in this datasheet have the device operating with a 40 mA as the quiescent current (I_{CQ}). This biasing level represents the best tradeoff in terms of linearity and efficiency. Lowering I_{CQ} will improve upon the efficiency of the device, but degraded linearity. Increasing I_{CQ} has nominal improvement upon the linearity, but will degrade the device's efficiency. Measured data shown in the plots below represents the AP601 measured and configured for 2.14 GHz applications. It is expected that variation of the bias current for other frequency applications will produce similar performance results.

I_{CQ} (mA)	R2 (Ω)	V_{PD} (V)	$PIN_{V_{PD}}$ (V)
10	12k	5	2.50
20	5.44k	5	2.58
30	3.48k	5	2.63
40	2.61k	5	2.68
50	2.06k	5	2.72
60	1.67k	5	2.77
70	1.42k	5	2.81
80	1.22k	5	2.85







AP601

High Dynamic Range 1.8W 28V HBT Amplifier

2320-2380 MHz WiBro Application Circuit

Typical WCDMA Performance at 25 °C
at a channel power of +23 dBm






Frequency	2350 MHz
W-CDMA Channel Power	+23 dBm
Power Gain	14 dB
ACLR	-50 dBc
Operating Current, I _{cc}	50 mA
Collector Efficiency	14 %
Output P _{1dB}	+32.5 dBm
Quiescent Current, I _q	40 mA
V _{pd} , V _{bias}	+5 V
V _{cc}	+28 V



Notes:

1. The primary RF microstrip line is 50 Ω .
2. Components shown on the silkscreen but not on the schematic are not used.
3. The center of C3 is placed at 0.050" (5.1° @ 2.35 GHz) from the edge of the AP601 (U1).
4. The center of C19 is placed at 0.650" (66.6° @ 2.35 GHz) from the edge of the AP601 (U1).
5. The center of C30 is placed at 0.110" (11.3° @ 2.35 GHz) from the center of C19.
6. The center of C31 is placed at 0.040" (4.1° @ 2.35 GHz) from the center of C19.
7. The bold-faced RF trace is for the DC bias feed. The stub's length is approximately a $\frac{1}{4} \lambda$.

2320-2380 MHz Application Circuit Performance Plots



Specifications and information are subject to change without notice




AP601

High Dynamic Range 1.8W 28V HBT Amplifier

AP601-F Mechanical Information

This package is lead-free and RoHS-compliant. It is compatible with both lead-free (maximum 260 °C reflow temperature) and leaded (maximum 245 °C reflow temperature) soldering processes. The plating material on the pins is annealed matte tin over copper.

Outline Drawing




Product Marking


The component will be laser marked with a "AP601-F" product label with an alphanumeric lot code on the top surface of the package.

Tape and reel specifications for this part will be located on the website in the "Application Notes" section.

Functional Pin Layout




Mounting Configuration / Land Pattern



- NOTES:
- GROUND/THERMAL VIAS ARE CRITICAL FOR THE PROPER PERFORMANCE OF THIS DEVICE. VIAS SHOULD USE A .35mm (#80/.0135") DIAMETER DRILL AND HAVE A FINAL PLATED THRU DIAMETER OF .25mm (.010").
 - ADD AS MUCH COPPER AS POSSIBLE TO INNER AND OUTER LAYERS NEAR THE PART TO ENSURE OPTIMAL THERMAL PERFORMANCE.
 - TO ENSURE RELIABLE OPERATION, DEVICE GROUND PAD/TO-GROUND PAD SOLDER JOINT IS CRITICAL.
 - ADD MOUNTING SCREWS NEAR THE PART TO FASTEN THE BOARD TO A HEATSINK. ENSURE THAT THE GROUND/THERMAL VIA REGION CONTACTS THE HEATSINK.
 - DO NOT PUT SOLDER MASK ON THE BACK SIDE OF THE PCB BOARD IN THE REGION WHERE THE BOARD CONTACTS THE HEATSINK.
 - RF TRACE WIDTH DEPENDS UPON THE PCB BOARD MATERIAL AND CONSTRUCTION.
 - USE 1 OZ. COPPER MINIMUM.
 - ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
 - A HEATSINK UNDERNEATH THE AREA OF THE PCB FOR THE MOUNTED DEVICE IS STRICTLY REQUIRED FOR PROPER THERMAL OPERATION. DAMAGE TO THE DEVICE CAN OCCUR WITHOUT THE USE OF ONE.

Thermal Specifications

Parameter	Rating
Thermal Resistance, Θ_{JC} Referenced from peak junction to the center of the bottomside ground paddle	33.3 °C / W
Junction Temperature, T_J For 10 ⁶ hours MTTF	192 °C
Max Junction Temperature, $T_{J,max}$ For catastrophic failure	250 °C



MSL / ESD Rating



Caution! ESD sensitive device.

ESD Rating: Class 1B
Value: Passes $\geq 500V$ to $<1000V$
Test: Human Body Model (HBM)
Standard: JEDEC Standard JESD22-A114

ESD Rating: Class IV
Value: Passes $\geq 1000V$ to $<2000V$
Test: Charged Device Model (CDM)
Standard: JEDEC Standard JESD22-C101

MSL Rating: Level 3 at +260 °C convection reflow
Standard: JEDEC Standard J-STD-020