Features

- Operating Voltage: 3.3V
- Access Time:
 - 15 ns for 3.3V biased only (AT60142F)
 - 17 ns for 5V Tolerant (AT60142FT)
- Very Low Power Consumption
 - Active: 650 mW (Max) @ 15 ns, 540 mW (Max) @ 25 ns
 - Standby: 3.5 mW (Typ)
- Wide Temperature Range: -55 to +125°C
- TTL-Compatible Inputs and Outputs
- Asynchronous
- Designed on 0.25 µm Radiation Hardened Process
- No Single Event Latch Up below LET Threshold of 80 MeV/mg/cm²
- Tested up to a Total Dose of 300 krads (Si) according to MIL-STD-883 Method 1019
- 500 Mils Wide FP36 Package
- ESD Better than 4000V for the AT60142F
- ESD Better than 2000V for the AT60142FT
- Quality Grades: ESCC, QML-Q or V with smd 5962-05208

Description

The AT60142F/FT are very low power CMOS static RAM organized as 524 288 x 8 bits.

Atmel brings the solution to applications where fast computing is as mandatory as low consumption, such as aerospace electronics, portable instruments, or embarked systems.

Utilizing an array of six transistors (6T) memory cells, the AT60142F/FT combine an extremely low standby supply current (Typical value = 1 mA) with a fast access time at 15 ns over the full military temperature range. The high stability of the 6T cell provides excellent protection against soft errors due to noise.

The F version is biased at 3.3 V and is not 5V tolerant: it is available to 15 ns specification.

The FT version is a variant allowing for 5V tolerance: it is available in 17 ns specification.


The AT60142F/FT are processed according to the methods of the latest revision of the MIL PRF 38535 or ESCC 9000.

It is produced on a radiation hardened 0.25 µm CMOS process.




Rad Hard 512K x 8 Very Low Power CMOS SRAM

AT60142F AT60142FT






Block Diagram



Pin Configuration







Pin Description

Table 1. Pin Names

Name	Description
A0 - A18	Address Inputs
I/O1 - I/O8	Data Input/Output
<u>cs</u>	Chip Select
WE	Write Enable
ŌĒ	Output Enable
Vcc	Power Supply
GND	Ground

Table 2. Truth Table⁽¹⁾

CS	WE	ŌĒ	Inputs/Outputs	Mode
Н	Х	Х	Z	Deselect/ Power-down
L	Н	L	Data Out	Read
L	L	Х	Data In	Write
L	Н	Н	Z	Output Disable

Note: 1. L=low, H=high, X= H or H, Z=high impedance.

Electrical Characteristics

Absolute Maximum Ratings*

Supply Voltage to GND Potential:	0.5V + 4.6V
DC Input Voltage:	GND -0.5V to 4.6V ⁽¹⁾
DC Output Voltage High Z State:	GND -0.5V to 4.6V
Storage Temperature:	65°C to + 150°C
Output Current Into Outputs (Low):	20 mA
Electro Statics Discharge Voltage ⁽²⁾ : 883D Method 3015.3)	> 4000V (MIL STD

Note: 1. 7V for FT version.

2. For AT60142F. It is better than 2000V for AT60142FT.

*NOTE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Military Operating Range

	Operating Voltage	Operating Temperature
Military	3.3 <u>+</u> 0.3V	-55°C to + 125°C

Recommended DC Operating Conditions

Parameter	Description	Min	Тур	Max	Unit
Vcc	Supply voltage	3	3.3	3.6	V
GND	Ground	0.0	0.0	0.0	V
V _{IL}	Input low voltage	GND - 0.3	0.0	0.8	V
V _{IH}	Input high voltage	2.2	-	V _{CC} + 0.3 ⁽¹⁾	V

Note: 1. FT version: 5.5V in DC, 5.8V in transient conditions.

Capacitance

Parameter	Description	Min	Тур	Max	Unit
C _{in} ⁽¹⁾	Input low voltage	-	-	12	pF
C _{out} ⁽¹⁾	Output high voltage	-	-	12	pF

Note: 1. Guaranteed but not tested.



DC Parameters

Parameter	Description	Minimum	Typical	Maximum	Unit
IIX ⁽¹⁾	Input leakage current	-1	-	1	μΑ
IOZ ⁽¹⁾	Output leakage current	-1	_	1	μΑ
IIH ⁽²⁾ at 5.5V	Input Leakage Current	-1	_	10	μА
IOZH ⁽²⁾ at 5.5V	Output Leakage Current	-1	_	10	μΑ
VOL ⁽³⁾	Output low voltage	-	_	0.4	V
VOH ⁽⁴⁾	Output high voltage	2.4	-	_	V

- ${\rm GND} < {\rm V_{IN}} < {\rm V_{CC}}, \, {\rm GND} < {\rm V_{OUT}} < {\rm V_{CC}} \, {\rm Output \,\, Disabled}.$ 1.
- 2. FT version only: $V_{IN} = 5.5V$, $V_{OUT} = 5.5V$, Output Disabled.
- 3. V_{CC} min. $I_{OL} = 8$ mA.
- V_{CC} min. I_{OH} = -4 mA.

Consumption


Symbol	Description	TAVAV/TAVAW Test Condition	AT60142F-15	AT60142FT-17	Unit	Value
I _{CCSB} (1)	Standby Supply Current	-	2.5	2.5	mA	max
I _{CCSB1} (2)	Standby Supply Current	-	2	2	mA	max
I _{CCOP} ⁽³⁾ Read	Dynamic Operating Current	15 ns 17 ns 25 ns 50 ns 1 μs	180 - 150 75 10	- 170 150 75 10	mA	max
I _{CCOP} ⁽⁴⁾ Write	Dynamic Operating Current	15 ns 17 ns 25 ns 50 ns 1 µs	150 - 130 120 100	- 145 130 120 100	mA	max


- $\frac{\overline{CS}}{CS} \ge V_{IH} \\ \ge V_{CC} 0.3V$
- 3. F = $1/_{TAVAV}$, $I_{out} = 0$ mA, $\overline{WE} = \overline{OE} = V_{IH}$, $V_{IN} = GND/V_{CC}$, V_{CC} max. 4. F = $1/_{TAVAW}$, $I_{out} = 0$ mA, $\overline{W} = V_{IL}$, $\overline{OE} = V_{IH}$, $V_{IN} = GND/V_{CC}$, V_{CC} max.

AC Characteristics

Temperature Range:	55 +125°C
Supply Voltage:	. 3.3 <u>+</u> 0.3V
Input Pulse Levels:	. GND to 3.0V
Input Rise and Fall Times:	. 3ns (10 - 90%)
Input and Output Timing Reference Levels:	. 1.5V
Output Loading I _{OL} /I _{OH} :	. See Figure 1

Figure 1. AC Test Loads Waveforms






Specific (thz, tlz, twhz, tow, tolz, tohz)

Data Retention Mode

Atmel CMOS RAM's are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules insure data retention:

- 1. During data retention chip select $\overline{\text{CS}}$ must be held high within V_{CC} to V_{CC} -0.2V.
- 2. Output Enable (OE) should be held high to keep the RAM outputs high impedance, minimizing power dissipation.
- 3. During power-up and power-down transitions \overline{CS} and \overline{OE} must be kept between V_{CC} + 0.3V and 70% of V_{CC} .
- 4. The RAM can begin operation > t_R ns after V_{CC} reaches the minimum operation voltages (3V).

Figure 2. Data Retention Timing





Data Retention Characteristics

Parameter	Description	Min	Typ T _A = 25°C	Max	Unit
V _{CCDR}	V _{CC} for data retention	2.0	_	-	V
t _{CDR}	Chip deselect to data retention time	0.0	-	-	ns
t _R	Operation recovery time	t _{AVAV} ⁽¹⁾	-	-	ns
I _{CCDR} (2)	Data retention current	_	0.700	1.5	mA

 $[\]frac{T_{\text{AVAV}} = \text{Read cycle time.}}{\text{CS} = \text{V}_{\text{CC}}, \, \text{V}_{\text{IN}} = \text{GND/V}_{\text{CC}}.}$

Write Cycle

Symbol	Parameter	AT60142F-15	AT60142FT-17	Unit	Value
TAVAW	Write cycle time	15	17	ns	min
TAVWL	Address set-up time	0	0	ns	min
TAVWH	Address valid to end of write	8	8	ns	min
TDVWH	Data set-up time	7	7	ns	min
TELWH	CS low to write end	12	12	ns	min
TWLQZ	Write low to high Z ⁽¹⁾	6	7	ns	max
TWLWH	Write pulse width	8	8	ns	min
TWHAX	Address hold from end of write	0	0	ns	min
TWHDX	Data hold time	0	0	ns	min
TWHQX	Write high to low Z ⁽¹⁾	3	3	ns	min

Notes: 1. Parameters guaranteed, not tested, with output loading 5 pF. (See "AC Test Loads Waveforms" on page 6.)

Read Cycle

Symbol	Parameter	AT60142F-15	AT60142FT-17	Unit	Value
TAVAV	Read cycle time	15	17	ns	min
TAVQV	Address access time	15	17	ns	max
TAVQX	Address valid to low Z	5	5	ns	min
TELQV	Chip-select access time	15	17	ns	max
TELQX	CS low to low Z ⁽¹⁾	5	5	ns	min
TEHQZ	CS high to high Z ⁽¹⁾	6	7	ns	max
TGLQV	Output Enable access time	6	8	ns	max
TGLQX	OE low to low Z ⁽¹⁾	2	2	ns	min
TGHQZ	OE high to high Z ⁽¹⁾	5	6	ns	max

Notes: 1. Parameters guaranteed, not tested, with output loading 5 pF. (See "AC Test Loads Waveforms" on page 6.)





Figure 3. Write Cycle 1. WE Controlled, OE High During Write




Figure 4. Write Cycle 2. WE Controlled, OE Low





Figure 5. Write Cycle 3. CS Controlled⁽¹⁾



Note: The internal write time of the memory is defined by the overlap of $\overline{\text{CS}}$ Low and $\overline{\text{W}}$ LOW. Both signals must be activated to initiate a write and either signal can terminate a write by going in active mode. The data input setup and hold timing should be referenced to the active edge of the signal that terminates the write.

Data out is high impedance if $\overline{\text{OE}} = V_{\text{IH}}$.

Figure 6. Read Cycle nb 1: Address Controlled ($\overline{CS} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$)





Figure 7. Read Cycle nb 2: Chip Select Controlled ($\overline{WE} = V_{IH}$)





Ordering Information


Part Number	Temperature Range	Speed	Package	Flow
AT60142F-DC15M-E	25°C	15 ns/3.3V	FP36.5	Engineering Samples
5962-0520802QXC	-55° to +125°C	15 ns/3.3V	FP36.5	QML Q
5962-0520802VXC	-55° to +125°C	15 ns/3.3V	FP36.5	QML V
5962R0520802VXC	-55° to +125°C	15 ns/3.3V	FP36.5	QML V RHA
AT60142F-DC15SSB	-55° to +125°C	15 ns/3.3V	FP36.5	ESCC
AT60142F-DD15M-E ⁽¹⁾	25°C	15 ns/3.3V	Die	Engineering Samples
AT60142F-DD15MMQ ^{(1) (2)}	-55° to +125°C	15 ns/3.3V	Die	QML Q
AT60142F-DD15SMV ^{(1) (2)}	-55° to +125°C	15 ns/3.3V	Die	QML V
AT60142FT-DC17M-E	25°C	17 ns/5V tol.	FP36.5	Engineering Samples
5962-0520801QXC	-55° to +125°C	17 ns/5V tol.	FP36.5	QML Q
5962-0520801VXC	-55° to +125°C	17 ns/5V tol.	FP36.5	QML V
5962R0520801VXC	-55° to +125°C	17 ns/5V tol.	FP36.5	QML V RHA
AT60142FT-DC17SSB	-55° to +125°C	17 ns/5V tol.	FP36.5	ESCC
AT60142FT-DD17M-E ⁽¹⁾	25°C	17 ns/5V tol.	Die	Engineering Samples
AT60142FT-DD17MMQ ^{(1) (2)}	-55° to +125°C	17 ns/5V tol.	Die	QML Q
AT60142FT-DD17SMV ^{(1) (2)}	-55° to +125°C	17 ns/5V tol.	Die	QML V

Note: 1. Contact Atmel for availability.

2. Will be replaced by SMD part number when available.

Package Drawings

36-lead Flat Pack (500 Mils)





Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778

Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2005. All rights reserved. Atmel[®] and combinations thereof are the registered trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be the trademarks of others.

