



# QUAD DIFFERENTIAL PECL RECEIVERS

## **FEATURES**

- Functional Replacement for the Agere BRF1A
- Pin Equivalent to General Trade 26LS32
- High Input Impedance Approximately 8 kΩ
- <2.6-ns Maximum Propagation Delay
- TB5R3 Provides 50-mV Hysteresis (Typical)
- -1.1-V to 7.1-V Common-Mode Input Voltage Range
- Single 5-V ±10% Supply
- ESD Protection HBM > 3 kV and CDM > 2 kV
- Operating Temperature Range: -40°C to 85°C
- Available in Gull-Wing SOIC (JEDEC MS-013, DW) and SOIC (D) Package

# **APPLICATIONS**

 Digital Data or Clock Transmission Over Balanced Lines

# DESCRIPTION

These quad differential receivers accept digital data over balanced transmission lines. They translate differential input logic levels to TTL output logic levels.


The TB5R3 is a pin- and function-compatible replacement for the Agere systems BRF1A; it includes 3-kV HBM and 2-kV CDM ESD protection.

The power-down loading characteristics of the receiver input circuit are approximately 8 k $\Omega$  relative to the power supplies; hence they do not load the transmission line when the circuit is powered down.

The packaging for this differential line receiver is a 16-pin gull wing SOIC (DW) or a 16 pin SOIC (D).

The enable inputs of this device include internal pull-up resistors of approximately 40 k $\Omega$  that are connected to V<sub>CC</sub> to ensure a logical high level input if the inputs are open circuited.

### FUNCTIONAL BLOCK DIAGRAM



### **Enable Truth Table**

E1	E2	OUTPUT CONDITION
0	0	Active
1	0	Active
0	1	Disabled
1	1	Active

(TOP VIEW) C 16 15 2 14 3 E1 🗖 13 4 🗖 DO во 🗖 12 5 - E2 ві 🗖 🗆 со 6 11 BI 10 7 GND 🗖 8 9 

**PIN ASSIGNMENTS** 

SOIC PACKAGE

53

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **ORDERING INFORMATION**

PART NUMBER <sup>(1)</sup>	PART MARKING	PACKAGE <sup>(2)</sup>	LEAD FINISH	STATUS
TB5R3DW	TB5R3	Gull-Wing SOIC	NiPdAu	Production
TB5R3D	TB5R3	SOIC	NiPdAu	Production

(1) Add the R suffix for tape and reel carrier (i.e., TB5R3DR)

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

## POWER DISSIPATION RATINGS

PACKAGE	CIRCUIT BOARD MODEL	ILINCTION-		DERATING FACTOR <sup>(1)</sup> T <sub>A</sub> ≥ 25°C	POWER RATING $T_A = 85^{\circ}C$
DW	Low-K <sup>(2)</sup>	831 mW	120.3°C/W	8.3 mW/°C	332 mW
DVV	High-K <sup>(3)</sup>	1240 mW	80.8°C/W	12.4 mW/°C	494 mW
D	Low-K <sup>(2)</sup>	763 mW	131.1°C/W	7.6 mW/°C	305 mW
U	High-K <sup>(3)</sup>	1190 mW	84.1°C/W	11.9 mW/°C	475 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted with no air flow.

(2) In accordance with the low-K thermal metric definitions of EIA/JESD51-3.

(3) In accordance with the high-K thermal metric definitions of EIA/JESD51-7.

## THERMAL CHARACTERISTICS

	PARAMETER	PACKAGE	VALUE	UNIT	
0	Junction-to-Board Thermal Resistance	DW	53.7	°C/W	
$\theta_{JB}$	Junction-to-Board Thermal Resistance	D	47.5	-C/VV	
0	lunction to Coop Thermal Desistance	DW	47.1	°C 44/	
$\theta_{\text{JC}}$	Junction-to-Case Thermal Resistance	D	44.2	°C/W	

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

			UNIT
Supply voltage	, V <sub>CC</sub>		0 V to 6 V
Magnitude of d	f differential bus (input) voltage, $ V_{AI} - V_{AT} $ , $ V_{BI} - V_{BT} $ , $ V_{CI} - V_{CT} $ , $ V_{DI} - V_{DT} $ 8.4 V		
ESD	Human Body Model <sup>(2)</sup>	All pins	±3.5 kV
E3D	Charged-Device Model <sup>(3)</sup>	All pins	±2 kV
Continuous pov	wer dissipation		See Dissipation Rating Table
Storage tempe	rature, T <sub>stg</sub>		-65°C to 150°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Tested in accordance with JEDEC Standard 22, Test Method A114-A.

(3) Tested in accordance with JEDEC Standard 22, Test Method C101.

# **RECOMMENDED OPERATING CONDITIONS**

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	V
Bus pin input voltage, V <sub>AI</sub> , V <sub>AI</sub> , V <sub>BI</sub> V <sub>BI</sub> , V <sub>CI</sub> , or V <sub>CI</sub> , V <sub>DI</sub> , V <sub>DI</sub>	-1.2 <sup>(1)</sup>		7.2	V
Magnitude of differential input voltage,  V <sub>AI</sub> - V <sub>AI</sub>  ,  V <sub>BI</sub> - V <sub>BI</sub>  ,  V <sub>CI</sub> - V <sub>CI</sub>  ,  V <sub>DI</sub> - V <sub>DI</sub>	0.1		6	V
Low-level enable input voltage <sup>(2)</sup> , $V_{IL}$ ( $V_{CC}$ = 5.5 V)			0.8	V
High-level enable input voltage <sup>(2)</sup> , $V_{IH}$ ( $V_{CC} = 5.5$ V)	2			V
Operating free-air temperature, T <sub>A</sub>	-40		85	°C

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet, unless otherwise noted.

(2) The input levels and difference voltage provide no noise immunity and should be tested only in a static, noise-free environment.

# **DEVICE ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Supply surrent <sup>(1)</sup>	Outputs disabled			50	mA
ICC	Supply current <sup>(1)</sup>	Outputs enabled			48	mA

(1) Current is dc power draw as measured through GND pin and does not include power delivered to load.

# **RECEIVER ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CO	MIN	TYP	MAX	UNIT	
V <sub>OL</sub>	Output low voltage	$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 8 mA			0.4	V
V <sub>OH</sub>	Output high voltage	$V_{CC} = 4.5 V,$	I <sub>OH</sub> = -400 μA	2.4			V
V <sub>IK</sub>	Enable input clamp voltage	$V_{CC} = 4.5 V,$	l <sub>l</sub> = -5 mA			-1 <sup>(1)</sup>	V
$V_{TH+}$ Positive-going differential input threshold voltage <sup>(2)</sup> , (V <sub>xl</sub> - V <sub>xt</sub> )		x = A, B, C, or	D			100	mV
$V_{TH-}$ Negative-going differential input threshold voltage <sup>(2)</sup> , (V <sub>xl</sub> - V <sub>xl</sub> )		x = A, B, C, or	D			100 <sup>(1)</sup>	mV
V <sub>HYST</sub>	Differential input threshold voltage hysteresis, ( $V_{TH+}$ - $V_{TH-}$ )				50		mV
I <sub>OZL</sub>	Output off state surrant (Lligh Z)		$V_{O} = 0.4 V$			-20 <sup>(1)</sup>	μA
I <sub>OZH</sub>	Output off-state current, (High-Z)	$V_{CC} = 5.5 V$	$V_{O} = 2.4 V$			20	μA
I <sub>OS</sub>	Output short circuit current	V <sub>CC</sub> = 5.5 V				400 <sup>(1)</sup>	mA
IIL	Enable input low current	V <sub>CC</sub> = 5.5 V,	$V_{IN} = 0.4 V$			400 <sup>(1)</sup>	μA
	Enable input high current		V <sub>IN</sub> = 2.7 V			20	μA
Ι <sub>ΙΗ</sub>	Enable input reverse current	V <sub>CC</sub> = 5.5 V	V <sub>IN</sub> = 5.5 V			100	μA
$I_{IL}$	Differential input low current	$V_{CC} = 5.5V,$	V <sub>IN</sub> = -1.2 V			-2 <sup>(1)</sup>	mA
I <sub>IH</sub>	Differential input high current	V <sub>CC</sub> = 5.5V,	V <sub>IN</sub> = 7.2 V			1	mA
D	Small signal output resistance	Output High Output Low			50		Ω
R <sub>O</sub>	Small-signal output resistance				25	12	

(1) This parameter is listed using a magnitude and polarity/direction convention, rather than an algebraic convention, to match the original Agere data sheet.

(2) The input levels and difference voltage provide no noise immunity and should be tested only in a static, noise-free environment.



## SWITCHING CHARACTERISTICS


over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	$C_{L} = 0 pF^{(1)},$		1.64	<2.6	20
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	See Figure 2 and Figure 4		1.57	<2.6	ns
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	- C <sub>L</sub> = 50 pF, See Figure 2 and Figure 4 <sup>(2)</sup>		2.2	3.5	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	CL = 50 pr, See Figure 2 and Figure 4		2.1	3.5	115
t <sub>PHZ</sub>	Output disable time, high-level-to-high-impedance $\operatorname{output}^{(3)}$	$-C_1 = 5 \text{ pF}$ , See Figure 3 and Figure 5		7.7	12	ns
t <sub>PLZ</sub>	Output disable time, low-level-to-high-impedance $\operatorname{output}^{(3)}$	$O_L = 5 \text{ pr}, \text{ See Figure 5 and Figure 5}$		5.2	12	ns
	Dulas width distortion it t	$C_L$ = 10 pF, See Figure 2 and Figure 4			0.7	ns
t <sub>skew1</sub>	Pulse-width distortion,  t <sub>PHL</sub> - t <sub>PLH</sub>	$C_L$ = 150 pF, See Figure 2 and Figure 4			4	ns
$\Delta t_{skew1p}$	Part-to-part output waveform skew	$C_L$ = 10 pF, $T_A$ = 75°C, See Figure 2 and Figure 4		0.8	1.4	ns
-р		$C_L$ = 10 pF, See Figure 2 and Figure 4			1.5	ns
∆t <sub>skew</sub>	Same part output waveform skew	$C_L$ = 10 pF, See Figure 2 and Figure 4			0.3	ns
t <sub>PZH</sub>	Output enable time, high-impedance-to-high-level $\operatorname{output}^{(3)}$			6.9	12	ns
t <sub>PZL</sub>	Output enable time, high-impedance-to-low-level $\operatorname{output}^{(3)}$	C <sub>L</sub> = 10 pF, See Figure 3 and Figure 4		6.3	12	ns
t <sub>TLH</sub>	Rise time (20%-80%)	C = 10 pE See Figure 2 and Figure 4			1	ns
t <sub>THL</sub>	Fall time (80%-20%)	- C <sub>L</sub> = 10 pF, See Figure 2 and Figure 4			1	ns

The propagation delay values with a 0 pF load are based on design and simulation. (1)


(2) (3) t<sub>r</sub>/t<sub>f</sub>: 3 ns (20% - 80%)

See Table 1.



A. t<sub>r</sub>/t<sub>f</sub>: 3 ns (20% - 80%)


Figure 1. Receiver Propagation Delay Times



- A.  $\overline{E2} = 1$  while E1 changes states.
- B. E1 = 0 while  $\overline{E2}$  changes states.


#### Figure 2. Receiver Enable and Disable Timing

Parametric values specified under the Electrical Characteristics and Timing Characteristics sections for the data transmission driver devices are measured with the following output load circuits.




C<sub>1</sub> includes test-fixture and probe capacitance.

#### Figure 3. Receiver Propagation Delay Time and Enable Time (t<sub>PZH</sub>, t<sub>PZL</sub>) Test Circuit




C<sub>1</sub> includes test-fixture and probe capacitance.

## Figure 4. Receiver Disable Time (t<sub>PHZ</sub>, t<sub>PLZ</sub>) Test Circuit



NOTE: This graph is included as an aid to the system designers. Total circuit delay varies with load capacitance. The total delay is the sum of the delay due to external capacitance and the intrinsic delay of the device. Intrinsic delay is listed in the table above as the 0 pF load condition. The incremental increase in delay between the 0 pF load condition and the actual total load capacitance represents the extrinsic, or external delay contributed by the load. Figure 5.



## **TYPICAL CHARACTERISTICS (continued)**



# **APPLICATION INFORMATION**

### **Power Dissipation**

The power dissipation rating, often listed as the package dissipation rating, is a function of the ambient temperature,  $T_A$ , and the airflow around the device. This rating correlates with the device's maximum junction temperature, sometimes listed in the absolute maximum ratings tables. The maximum junction temperature accounts for the processes and materials used to fabricate and package the device, in addition to the desired life expectancy.

There are two common approaches to estimating the internal die junction temperature,  $T_J$ . In both of these methods, the device internal power dissipation  $P_D$  needs to be calculated This is done by totaling the supply power(s) to arrive at the system power dissipation:

$$\sum (V_{Sn} \times I_{Sn}) \tag{1}$$

and then subtracting the total power dissipation of the external load(s):

$$\sum (V_{Ln} \times I_{Ln})$$
(2)

The first  $T_J$  calculation uses the power dissipation and ambient temperature, along with one parameter:  $\theta_{JA}$ , the junction-to-ambient thermal resistance, in degrees Celsius per watt.

The product of  $P_D$  and  $\theta_{JA}$  is the junction temperature rise above the ambient temperature. Therefore:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
(3)




Figure 10. Thermal Impedance vs Air Flow

Note that  $\theta_{JA}$  is highly dependent on the PCB on

which the device is mounted and on the airflow over the device and PCB. JEDEC/EIA has defined standardized test conditions for measuring  $\theta_{JA}$ . Two commonly used conditions are the low-K and the high-K boards, covered by EIA/JESD51-3 and EIA/JESD51-7 respectively. Figure 10 shows the low-K and high-K values of  $\theta_{JA}$  versus air flow for this device and its package options.

The standardized  $\theta_{JA}$  values may not accurately represent the conditions under which the device is used. This can be due to adjacent devices acting as heat sources or heat sinks, to nonuniform airflow, or to the system PCB having significantly different thermal characteristics than the standardized test PCBs. The second method of system thermal analysis is more accurate. This calculation uses the power dissipation and ambient temperature, along with two device and two system-level parameters:

- $\theta_{JC}$ , the junction-to-case thermal resistance, in degrees Celsius per watt
- θ<sub>JB</sub>, the junction-to-board thermal resistance, in degrees Celsius per watt
- $\theta_{\text{CA}}$  the case-to-ambient thermal resistance, in degrees Celsius per watt
- θ<sub>BA</sub>, the board-to-ambient thermal resistance, in degrees Celsius per watt.

In this analysis, there are two parallel paths, one through the case (package) to the ambient, and another through the device to the PCB to the ambient. The system-level junction-to-ambient thermal impedance,  $\theta_{JA(S)}$ , is the equivalent parallel impedance of the two parallel paths:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA(S)})$$
(4)

where

$$\Theta_{\mathsf{JA}(\mathsf{S})} = \frac{\left[\left(\Theta_{\mathsf{JC}} + \Theta_{\mathsf{CA}}\right) \times \left(\Theta_{\mathsf{JB}} + \Theta_{\mathsf{BA}}\right)\right]}{\left(\Theta_{\mathsf{JC}} + \Theta_{\mathsf{CA}} + \Theta_{\mathsf{JB}} + \Theta_{\mathsf{BA}}\right)}$$
(5)

The device parameters  $\theta_{JC}$  and  $\theta_{JB}$  account for the internal structure of the device. The system-level parameters  $\theta_{CA}$  and  $\theta_{BA}$  take into account details of the PCB construction, adjacent electrical and mechanical components, and the environmental conditions including airflow. Finite element (FE), finite difference (FD), or computational fluid dynamics (CFD) programs can determine  $\theta_{CA}$  and  $\theta_{BA}$ . Details on using these programs are beyond the scope of this data sheet, but are available from the software manufacturers.

TEXAS INSTRUMENTS

## PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TB5R3D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TB5R3DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TB5R3DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TB5R3DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TB5R3DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TB5R3DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TB5R3DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TB5R3DWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TB5R3LD	ACTIVE	SOIC	D	16	40	TBD	CU SNPB	Level-1-220C-UNLIM
TB5R3LDR	ACTIVE	SOIC	D	16	2500	TBD	CU SNPB	Level-1-220C-UNLIM
TB5R3LDW	ACTIVE	SOIC	DW	16	40	TBD	CU SNPB	Level-1-220C-UNLIM
TB5R3LDWR	ACTIVE	SOIC	DW	16	2000	TBD	CU SNPB	Level-1-220C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS INSTRUMENTS www.ti.com

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TB5R3DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TB5R3DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1



# PACKAGE MATERIALS INFORMATION

11-Mar-2008




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TB5R3DR	SOIC	D	16	2500	346.0	346.0	33.0
TB5R3DWR	SOIC	DW	16	2000	346.0	346.0	33.0

D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



D(R-PDSO-G16)




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DW (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated