

BLV7002 N-channel Enhancement Mode Vertical D-MOS Transistor Chip


Description
N-channel enhancement mode field-effect transistor

Features

Very fast switching
Logic level compatible

Applications

Relay driver
High speed line driver
Logic level translator.



Size

Chip size: 495μm × 490μm
Chip thickness: 220±20μm.
Scribe street width: 50μm
Pad size: 90μm x90μm
Die per wafer: 25800

ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Min.	Max.	Unit
V_{DS}	Drain – source voltage (DC)	-	60	V
V_{GS}	Gate – source voltage (DC)	-	±20	V
I_D	Drain current (DC)	-	115	mA
I_{DM}	Peak drain current	-	0.46	A
P_{tot}	Total power dissipation	-	0.2	W
T_{STG}	Storage temperature	-55	+150	°C
T_i	Junction temperature	-	150	°C

CHARACTERISTICS

$T_j = 25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Test conditions	Min.	Tvp.	Max.	Unit
BV_{DSS}	Drain-source breakdown voltage	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$	60	73	-	V
I_{DSS}	Drain-source leakage current	$V_{DS}=60\text{V}, V_{GS}=0\text{V}$	-	1	500	nA
I_{GSS}	Gate-source leakage current	$V_{GS}=+20\text{V}, V_{DS}=0\text{V}$	-	1	± 100	nA
V_{GTH}	Gate-source threshold voltage	$V_{DS}=2.5\text{V}, I_D=250\mu\text{A}$	1	-	2.5	V
R_{DSon}	Drain-source on-state resistance	$V_{GS}=10\text{V}, I_D=100\text{mA}$	-	1.3	5	Ω
C_{iss}	Input capacitance	$V_{DS}=25\text{V}, V_{GS}=0\text{V}$ $f=1\text{MHz}$	-	-	50	pF
C_{oss}	Output capacitance		-	-	25	pF
C_{rss}	Reverse transfer capacitance		-	-	5	pF
t_{on}	Turn-On time	$V_{DD}=30\text{V}, I_D=200\text{mA}$ $V_{GS}=0-10\text{V}$	-	-	30	ns
t_{off}	Turn-Off time		-	-	30	ns

PATTERN DRAWING

