



UM6116-V Series

WIDE VOLTAGE 2K×8 CMOS SRAM

Features

■ Single +3 volt power supply

■ Wide operating voltage range: 2.6 to 5.5V

Current: Operating: 50 mA (max.)

Standby: $1 \mu A \text{ (max.)}$

Fully static operation, no clock or refreshing required


General Description

The UM6116-V is a 16,384-bit static random access memory organized as 2,048 words by 8 bits and operates on a wide operating voltage range. It is built with UMC's high performance CMOS process. Six-transistor full CMOS


- Directly TTL compatible: All inputs and outputs
- Common I/O using three-state output
- Pin compatible with standard 16K EPROM/Mask ROM
- Available in 24 pin DIP, SOP, and Skinny DIP packages or in Chip Form (See ordering information)

memory cell provides low standby current and high reliability. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

Pin Configuration




Pad Configuration





Block Diagram





Pin Description

Designation	Description			
A ₀ - A ₁₀	Address Input			
WE	Write Enable			
ŌĒ	Output Enable			
CS	Chip Select			
I/O ₁ - I/O ₈	Data Input/Output			
V _{cc}	Power Supply (+3V)			
GND	Ground			

Absolute Maximum Ratings *

V _{CC} to GND
IN, IN/OUT Voltage to GND \dots -0.5V to V_{CC} +0.3V
Operating Temperature, T _{opr} 0°C to +70°C
Storage Temperature, T _{stg} 55°C to +125°C
Temperature Under Bias, T _{bias} 10°C to +85°C
Power Dissipation, P _T 1.0W/SOP 0.7W
Soldering Temp. & Time

Recommended DC Operating Conditions

 $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol	bol Parameter Min. Typ.		Max.	Unit	
V _{cc}	Supply Voltage	2.6	3.0	5.5	٧
GND	Ground	0	0	0	V
V _{IH}	Input High	V _{cc} -	_	V _{CC} +	V
Y IH	Voltage	1.0		0.3V	·
VIL	Input Low Voltage	-0.3	0	+0.8	٧
CĹ	Output Load	_	-	100	pF
TTL	TTL Output Load		_	1	-

*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics $\{T_A = 0^{\circ}C \text{ to } +70^{\circ}C, V_{CC} = 2.6V \text{ to } 5.5V, GND = 0V\}$

Symbol	D	UM6	UM6116-V		Test Conditions	
	Parameter	Min.	Max.	Unit	rest Conditions	
ILUI	Input Leakage Current	-	1	μΑ	V _{IN} = GND to V _{CC}	
II _{LO} I	Output Leakage Current	_	1	μA	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ $V_{I/O} = GND$ to V_{CC}	
¹cc	Active Power Supply Current	_	50	mA	$\overline{CS} = V_{1L}, I_{1/O} = 0 \text{ mA}$	
l _{CC1}	Dynamic Operating Current	_	50	mA	Min. Cycle, Duty = 100%, $\overline{CS} = V_{IL} I_{I/O} = 0 \text{ mA}$	
1 _{SB}	Standby Power Supply	_	. 1	mA	CS = V _{IH}	
I _{SB1}	Current	-	1	μΑ	$\overline{CS} \ge V_{CC} - 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$	
VoL	Output Low Voltage	- 1	0.2	V	I _{OL} = 200 μA	
V _{OH}	Output High Voltage	V _{CC} -0.2	_	\ \	I _{OH} = -100 μA	



Truth Table

Mode	CS	ŌĒ	WE	I/O Operation	V _{CC} Current
Standby	Н	X	X	High Z	I _{SB} , I _{SB1}
Output Disabled	L	н	Н	High Z	lcc, lcc1
Read	L	L	Н	D _{OUT}	lcc, lcc1
Write	L	×	L	D _{IN}	lcc, lcc1

Note: X:H or L
Capacitance

Symbol **Parameter** Min. Max. Unit **Test Conditions** C_{IN}* Input Capacitance 6 рF $V_{IN} = 0V$ C1/0* Input/Output Capacitance 8 ρF $V_{I/O} = 0V$

AC Characteristics $(T_A = 0^{\circ}C \text{ to +} 70^{\circ}C, V_{CC} = 2.6V \text{ to } 5.5V, GND = 0V)$

Completed	D	UM61		
Symbol	Parameter	Min.	Max.	Unit
Read Cycle				
t _{RC}	Read Cycle Time	1,000		ns
t _{AA}	Address Access Time	-	1,000	ns
t _{ACS}	Chip Select Access Time	-	1,000	ns
^t OE	Output Enable to Output Valid	_	200	ns
t _{CLZ}	Chip Selection to Output in Low Z	20	-	ns
t _{oLz}	Output Enable to Output in Low Z	20	_	ns
^t CHZ	Chip Deselection to Output in High Z	_	200	ns
^t onz	Chip Disable to Output in High Z	_	200	ns
toн	Output Hold from Address Change	20		ns
Write Cycle				
^t wc	Write Cycle Time	1,000	-	ns
t _{CW}	Chip Selection to End of Write	500	-	ns
t _{AS}	Address Set-Up Time	10	_	ns
t _{AW}	Address Valid to End of Write	100	_	ns
t _{WP}	Write Pulse Width	500	_	ns
t _{WR}	Write Recovery Time	100	_	ns
t _{WHZ}	Write to Output in High Z	10	200	ns
t _{DW}	Data to Write Time Overlap	400	_	ns
t _{DH}	Data Hold from Write Time	50	_	ns
t _{OHZ}	Output Disable to Output in High Z	10	200	ns
t _{OW}	Output Active from End of Write	10		ns


Notes: t_{CHZ} , t_{OHZ} and t_{WHZ} are defined as the time at which the outputs achieve open circuit condition and are not referred to output voltage levels 2-32

^{*}This parameter is sampled and not 100% tested.




Timing Waveforms


READ CYCLE 1 (1)



READ CYCLE 2 (1,2,4)




READ CYCLE 3 (1,3,4)



Notes:


- 1. WE is High for Read Cycle.
- 2. Device is continuously selected, $\overline{CS} = V_{II}$.
- 3. Address Valid prior to or coincident with $\overline{\text{CS}}$ transition Low.
- 4. OE = VII .
- 5. Transition is measured ±500mV from steady state. This parameter is sampled and not 100% tested.

WRITE CYCLE 1





WRITE CYCLE 2 (5)





Notes:

- 1. A write occurs during the overlap (tWP) of a low CS and a low WE.
- 2. tWR is measured from the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high to the end of write cycle.
- 3. During this period, I/O pins are in the output state so the input signals of opposite phase to the outputs must not be applied.
- 4. If the CS low transition occurs simultaneously with the WE low transitions or after the WE transition, outputs remain in a high impedance state.
- 5. \overline{OE} is continuously low ($\overline{OE} = V_{II}$).
- 6. DOUT is the same phase of write data of this write cycle.
- 7. DOUT is the read data of next address.
- 8. If \overline{CS} is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 9. t_{AS} is measured from address valid to the beginning of write.
- 10. Transition is measured ±500 mV from steady state. This parameter is sampled and not 100% tested,

AC Test Conditions

Input Pulse Levels	0.4V to V _{CC} - 0.5V
Input Rise and Fall Times	5 ns
Input and Output Timing Reference Levels	$V_{IL} = 0.5V, V_{IH} = V_{CC} - 1.0V$ $V_{OL} = 0.2V, V_{OH} = V_{CC} - 0.4V$
Output Load	See Fig. 1, 2








Figure 2. Output Load for t_{CLZ} , t_{OLZ} , t_{CHZ} , t_{OHZ} , t_{WHZ} , and t_{OW}




Data Retention Characteristics $(T_A = 0^{\circ}C \text{ to } +70^{\circ}C)$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V _{DR}	V _{CC} for Data Retention	2.0	-	٧	$\overline{\text{CS}} \geqslant \text{V}_{\text{CC}} - 0.2\text{V}$
ICCDR	Data Retention Current	-	1	μΑ	V _{CC} = 3.0V, CS ≥ 2.8V
t _{CDR}	Chip Deselect to Data Retention Time	0	-	ns	See Retention
t _R	Operation Recovery Time	t _{RC} *	-	ns	Waveform

^{*}t_{RC} = Read Cycle Time

Timing Waveform Low V_{CC} Data Retention Waveform



Ordering Information

Part No.	Access Time (ns)	Operating Current Max. (mA)	Standby Current Max. (mA)	Package
UM6116-V	1,000 ns	50	0.001	24L DIP
UM6116M-V	1,000 ns	50	0.001	24L SOP
UM6116K-V	1,000 ns	50	0.001	24L Skinny DIP
UM6116H-V	1,000 ns	50	0.001	Chip Form