





CEP02N7/CEB02N7 CEI02N7/CEF02N7

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

Type	V _{DSS}	R _{DS(ON)}	I _D	@V _{GS}
CEP02N7	700V	6.6Ω	1.9A	10V
CEB02N7	700V	6.6Ω	1.9A	10V
CEI02N7	700V	6.6Ω	1.9A	10V
CEF02N7	700V	6.6Ω	1.9A ^e	10V

- Super high dense cell design for extremely low R_{DS(ON)}.
- High power and current handing capability.
- Lead free product is acquired.
- TO-220 & TO-263 & TO-262 package & TO-220F full-pak for through hole.



ABSOLUTE MAXIMUM RATINGS T_C = 25°C unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263/262	TO-220F	
Drain-Source Voltage	V _{DS}	700		V
Gate-Source Voltage	V _{GS}	±30		V
Drain Current-Continuous	I _D	1.9	1.9 ^e	A
Drain Current-Pulsed ^a	I _{DM} ^f	6	6 ^e	A
Maximum Power Dissipation @ T _C = 25°C - Derate above 25°C	P _D	60 0.48	32 0.26	W W/°C
Single Pulsed Avalanche Energy ^d	E _{AS}	125	125	mJ
Repetitive Avalanche Current ^a	I _{AR}	2	2	A
Repetitive Avalanche Energy ^a	E _{AR}	5.4	5.4	mJ
Operating and Store Temperature Range	T _J , T _{stg}	-55 to 150		°C

Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R _{θJC}	2.1	3.9	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	62.5	65	°C/W



CEP02N7/CEB02N7

CEI02N7/CEF02N7

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

4

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	700			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 700\text{V}, V_{\text{GS}} = 0\text{V}$			25	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
On Characteristics^b						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}} = 10\text{V}, I_D = 1\text{A}$		5.5	6.6	Ω
Forward Transconductance	g_{FS}	$V_{\text{DS}} = 50\text{V}, I_D = 1\text{A}$		0.7		S
Dynamic Characteristics^c						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		250		pF
Output Capacitance	C_{oss}			50		pF
Reverse Transfer Capacitance	C_{rss}			30		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = 300\text{V}, I_D = 2\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 18\Omega$		19	35	ns
Turn-On Rise Time	t_r			26	50	ns
Turn-Off Delay Time	$t_{\text{d(off)}}$			34	70	ns
Turn-Off Fall Time	t_f			15	40	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 480\text{V}, I_D = 2\text{A}, V_{\text{GS}} = 10\text{V}$		14	20	nC
Gate-Source Charge	Q_{gs}			2.5		nC
Gate-Drain Charge	Q_{gd}			8.6		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S ^g				1.9	A
Drain-Source Diode Forward Voltage ^b	V_{SD} ^h	$V_{\text{GS}} = 0\text{V}, I_S = 2\text{A}$			1.5	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature .
- b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- c.Guaranteed by design, not subject to production testing.
- d. $L_s = 60\text{mH}, I_{AS} = 2.0\text{A}, V_{DD} = 50\text{V}, R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$.
- e.Limited only by maximum temperature allowed .
- f.Pulse width limited by safe operating area .
- g.Full package $I_{S(\text{max})} = 1.4\text{A}$.
- h.Full package V_{SD} test condition $I_S = 1.5\text{A}$, $V_{\text{SD}(\text{Max})} = 1.6\text{V}$.

CEP

CEP02N7/CEB02N7 CEI02N7/CEF02N7




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current

CEP
CEI

CEP02N7/CEB02N7 CEI02N7/CEF02N7

4




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve