

# DATA SHEET

## **TDA8766**

**10-bit high-speed 2.7 to 5.25 V  
analog-to-digital converter**

Product specification  
Supersedes data of 1995 Mar 22  
File under Integrated Circuits, IC02

1996 Mar 20

# 10-bit high-speed 2.7 to 5.25 V analog-to-digital converter

## TDA8766

### FEATURES

- 10-bit resolution
- 2.7 to 5.25 V operation
- Sampling rate up to 20 MHz
- DC sampling allowed
- High signal-to-noise ratio over a large analog input frequency range (9.3 effective bits at 1.0 MHz full-scale input at  $f_{\text{clk}} = 20$  MHz)
- In range (IR) CMOS output
- CMOS/TTL compatible digital inputs and outputs
- External reference voltage regulator
- Power dissipation only 53 mW (typical)
- Low analog input capacitance, no buffer amplifier required
- Standby mode
- No sample-and-hold circuit required.

### APPLICATIONS

High-speed analog-to-digital conversion for:

- Video data digitizing
- Camera
- Camcorder
- Radio communication.

### GENERAL DESCRIPTION

The TDA8766 is a 10-bit high-speed analog-to-digital converter (ADC) for professional video and other applications. It converts with 2.7 to 5.25 V operation the analog input signal into 10-bit binary-coded digital words at a maximum sampling rate of 20 MHz. All digital inputs and outputs are CMOS compatible. A standby mode allows reduction of the device power consumption down to 4 mW.

### QUICK REFERENCE DATA

| SYMBOL                | PARAMETER                    | CONDITIONS                                                | MIN. | TYP.       | MAX.      | UNIT |
|-----------------------|------------------------------|-----------------------------------------------------------|------|------------|-----------|------|
| $V_{\text{DDA}}$      | analog supply voltage        |                                                           | 2.7  | 3.3        | 5.25      | V    |
| $V_{\text{DD}1}$      | digital supply voltage 1     |                                                           | 2.7  | 3.3        | 5.25      | V    |
| $V_{\text{DD}2}$      | digital supply voltage 2     |                                                           | 2.7  | 3.3        | 5.25      | V    |
| $V_{\text{DDO}}$      | output stages supply voltage |                                                           | 2.5  | 3.3        | 5.25      | V    |
| $I_{\text{DDA}}$      | analog supply current        |                                                           | –    | 7.5        | 10        | mA   |
| $I_{\text{DD}}$       | digital supply current       |                                                           | –    | 7.5        | 10        | mA   |
| $I_{\text{DDO}}$      | output stages supply current | $f_{\text{clk}} = 20$ MHz; $C_L = 20$ pF; ramp input      | –    | 1          | 2         | mA   |
| INL                   | integral non-linearity       | $f_{\text{clk}} = 20$ MHz; ramp input                     | –    | $\pm 1$    | $\pm 2$   | LSB  |
| DNL                   | differential non-linearity   | $f_{\text{clk}} = 20$ MHz; ramp input                     | –    | $\pm 0.25$ | $\pm 0.7$ | LSB  |
| $f_{\text{clk(max)}}$ | maximum clock frequency      |                                                           | 20   | –          | –         | MHz  |
| $P_{\text{tot}}$      | total power dissipation      | $V_{\text{DDA}} = V_{\text{DD}} = V_{\text{DDO}} = 3.3$ V | –    | 53         | 73        | mW   |


### ORDERING INFORMATION

| TYPE<br>NUMBER | PACKAGE |                                                                                  |          |
|----------------|---------|----------------------------------------------------------------------------------|----------|
|                | NAME    | DESCRIPTION                                                                      | VERSION  |
| TDA8766G       | LQFP32  | plastic low profile quad flat package; 32 leads; body $5 \times 5 \times 1.4$ mm | SOT401-1 |

10-bit high-speed 2.7 to 5.25 V  
analog-to-digital converter

TDA8766

BLOCK DIAGRAM




10-bit high-speed 2.7 to 5.25 V  
analog-to-digital converter

TDA8766

PINNING

| SYMBOL                 | PIN | DESCRIPTION                              | SYMBOL            | PIN | DESCRIPTION                                              |
|------------------------|-----|------------------------------------------|-------------------|-----|----------------------------------------------------------|
| D9                     | 1   | data output; bit 9 (MSB)                 | V <sub>DDD2</sub> | 18  | digital supply voltage 2 (2.7 to 5.25 V)                 |
| IR                     | 2   | in range data output                     | V <sub>SSD2</sub> | 19  | digital ground 2                                         |
| V <sub>SSD1</sub>      | 3   | digital ground 1                         | V <sub>DDO</sub>  | 20  | positive supply voltage for output stage (2.5 to 5.25 V) |
| V <sub>DDD1</sub>      | 4   | digital supply voltage 1 (2.7 to 5.25 V) | V <sub>SSO</sub>  | 21  | digital output ground                                    |
| CLK                    | 5   | clock input                              | D0                | 22  | data output; bit 0 (LSB)                                 |
| STDBY                  | 6   | standby mode input                       | D1                | 23  | data output; bit 1                                       |
| V <sub>DDA</sub>       | 7   | analog supply voltage (2.7 to 5.25 V)    | n.c.              | 24  | not connected                                            |
| n.c.                   | 8   | not connected                            | D2                | 25  | data output; bit 2                                       |
| V <sub>SSA</sub>       | 9   | analog ground                            | D3                | 26  | data output; bit 3                                       |
| V <sub>RB</sub>        | 10  | reference voltage BOTTOM input           | D4                | 27  | data output; bit 4                                       |
| V <sub>RM</sub>        | 11  | reference voltage MIDDLE                 | D5                | 28  | data output; bit 5                                       |
| n.c.                   | 12  | not connected                            | D6                | 29  | data output; bit 6                                       |
| n.c.                   | 13  | not connected                            | D7                | 30  | data output; bit 7                                       |
| V <sub>I</sub>         | 14  | analog input voltage                     | D8                | 31  | data output; bit 8                                       |
| V <sub>RT</sub>        | 15  | reference voltage TOP input              | n.c.              | 32  | not connected                                            |
| $\overline{\text{OE}}$ | 16  | output enable input                      |                   |     |                                                          |
| n.c.                   | 17  | not connected                            |                   |     |                                                          |



# 10-bit high-speed 2.7 to 5.25 V analog-to-digital converter

TDA8766

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

| SYMBOL               | PARAMETER                                              | CONDITIONS              | MIN. | MAX.      | UNIT |
|----------------------|--------------------------------------------------------|-------------------------|------|-----------|------|
| $V_{DDA}$            | analog supply voltage                                  | note 1                  | -0.3 | +7.0      | V    |
| $V_{DDD1}, V_{DDD2}$ | digital supply voltages                                | note 1                  | -0.3 | +7.0      | V    |
| $V_{DDO}$            | output stages supply voltage                           | note 1                  | -0.3 | +7.0      | V    |
| $\Delta V_{DD}$      | supply voltage difference                              |                         |      |           |      |
|                      | $V_{DDA} - V_{DDD}$                                    |                         | -1.0 | +4.0      | V    |
|                      | $V_{DDD} - V_{DDO}$                                    |                         | -1.0 | +4.0      | V    |
|                      | $V_{DDA} - V_{DDO}$                                    |                         | -1.0 | +4.0      | V    |
| $V_I$                | input voltage                                          | referenced to $V_{SSA}$ | -0.3 | +7.0      | V    |
| $V_{clk(p-p)}$       | AC input voltage for switching<br>(peak-to-peak value) | referenced to $V_{SSD}$ | —    | $V_{DDD}$ | V    |
| $I_O$                | output current                                         |                         | —    | 10        | mA   |
| $T_{stg}$            | storage temperature                                    |                         | -55  | +150      | °C   |
| $T_{amb}$            | operating ambient temperature                          |                         | -20  | +75       | °C   |
| $T_j$                | junction temperature                                   |                         | —    | +150      | °C   |

### Note

1. The supply voltages  $V_{DDA}$ ,  $V_{DDD}$  and  $V_{DDO}$  may have any value between -0.3 V and +7.0 V provided that the supply voltage differences  $\Delta V_{DD}$  are respected.

## HANDLING

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

## THERMAL CHARACTERISTICS

| SYMBOL       | PARAMETER                                               | VALUE | UNIT |
|--------------|---------------------------------------------------------|-------|------|
| $R_{th j-a}$ | thermal resistance from junction to ambient in free air | 90    | K/W  |

# 10-bit high-speed 2.7 to 5.25 V analog-to-digital converter

TDA8766

## CHARACTERISTICS

$V_{DDA} = V_7$  to  $V_9 = 3.3$  V;  $V_{DDD} = V_4$  to  $V_3 = V_{18}$  to  $V_{19} = 3.3$  V;  $V_{DDO} = V_{20}$  to  $V_{21} = 3.3$  V;  $V_{SSA}$ ,  $V_{SSD}$  and  $V_{SSO}$  short-circuited together;  $V_{i(p-p)} = 1.83$  V;  $C_L = 20$  pF;  $T_{amb} = 0$  to  $+70$  °C; typical values measured at  $T_{amb} = 25$  °C; unless otherwise specified.

| SYMBOL                                                                   | PARAMETER                    | CONDITIONS                                       | MIN.         | TYP. | MAX.         | UNIT       |
|--------------------------------------------------------------------------|------------------------------|--------------------------------------------------|--------------|------|--------------|------------|
| <b>Supply</b>                                                            |                              |                                                  |              |      |              |            |
| $V_{DDA}$                                                                | analog supply voltage        |                                                  | 2.7          | 3.3  | 5.25         | V          |
| $V_{DDD1}$                                                               | digital supply voltage 1     |                                                  | 2.7          | 3.3  | 5.25         | V          |
| $V_{DDD2}$                                                               | digital supply voltage 2     |                                                  | 2.7          | 3.3  | 5.25         | V          |
| $V_{DDO}$                                                                | output stages supply voltage |                                                  | 2.5          | 3.3  | 5.25         | V          |
| $\Delta V_{DD}$                                                          | voltage difference           |                                                  |              |      |              |            |
|                                                                          | $V_{DDA} - V_{DDD}$          |                                                  | -0.2         | —    | +0.2         | V          |
|                                                                          | $V_{DDA} - V_{DDO}$          |                                                  | -0.2         | —    | +3.0         | V          |
|                                                                          | $V_{DDD} - V_{DDO}$          |                                                  | -0.2         | —    | +3.0         | V          |
| $I_{DDA}$                                                                | analog supply current        |                                                  | —            | 7.5  | 10           | mA         |
| $I_{DDD}$                                                                | digital supply current       |                                                  | —            | 7.5  | 10           | mA         |
| $I_{DDO}$                                                                | output stages supply current | $f_{clk} = 20$ MHz;<br>ramp input; $C_L = 20$ pF | —            | 1    | 2            | mA         |
| <b>Inputs</b>                                                            |                              |                                                  |              |      |              |            |
| CLOCK INPUT CLK (REFERENCED TO $V_{SSD}$ ); see note 1                   |                              |                                                  |              |      |              |            |
| $V_{IL}$                                                                 | LOW level input voltage      |                                                  | 0            | —    | $0.3V_{DDD}$ | V          |
| $V_{IH}$                                                                 | HIGH level input voltage     |                                                  | $0.7V_{DDD}$ | —    | $V_{DDD}$    | V          |
|                                                                          |                              | $V_{DDD} \leq 3.6$ V                             | $0.6V_{DDD}$ | —    | $V_{DDD}$    | V          |
| $I_{IL}$                                                                 | LOW level input current      | $V_{clk} = 0.3V_{DDD}$                           | -1           | 0    | +1           | $\mu$ A    |
| $I_{IH}$                                                                 | HIGH level input current     | $V_{clk} = 0.7V_{DDD}$                           | —            | —    | 5            | $\mu$ A    |
| $Z_I$                                                                    | input impedance              | $f_{clk} = 20$ MHz                               | —            | 4    | —            | k $\Omega$ |
| $C_I$                                                                    | input capacitance            | $f_{clk} = 20$ MHz                               | —            | 3    | —            | pF         |
| INPUTS $\overline{OE}$ AND STDBY (REFERENCED TO $V_{SSD}$ ); see Table 3 |                              |                                                  |              |      |              |            |
| $V_{IL}$                                                                 | LOW level input voltage      |                                                  | 0            | —    | $0.3V_{DDD}$ | V          |
| $V_{IH}$                                                                 | HIGH level input voltage     |                                                  | $0.7V_{DDD}$ | —    | $V_{DDD}$    | V          |
|                                                                          |                              | $V_{DDD} \leq 3.6$ V                             | $0.6V_{DDD}$ | —    | $V_{DDD}$    | V          |
| $I_{IL}$                                                                 | LOW level input current      | $V_{IL} = 0.3V_{DDD}$                            | -1           | —    | —            | $\mu$ A    |
| $I_{IH}$                                                                 | HIGH level input current     | $V_{IH} = 0.7V_{DDD}$                            | —            | —    | +1           | $\mu$ A    |
| $V_I$ (ANALOG INPUT VOLTAGE REFERENCED TO $V_{SSA}$ )                    |                              |                                                  |              |      |              |            |
| $I_{IL}$                                                                 | LOW level input current      | $V_I = V_{RB}$                                   | —            | 0    | —            | $\mu$ A    |
| $I_{IH}$                                                                 | HIGH level input current     | $V_I = V_{RT}$                                   | —            | 35   | —            | $\mu$ A    |
| $Z_I$                                                                    | input impedance              | $f_i = 1$ MHz                                    | —            | 5    | —            | k $\Omega$ |
| $C_I$                                                                    | input capacitance            | $f_i = 1$ MHz                                    | —            | 8    | —            | pF         |

# 10-bit high-speed 2.7 to 5.25 V analog-to-digital converter

TDA8766

| SYMBOL                                                         | PARAMETER                                           | CONDITIONS                                                 | MIN.            | TYP.       | MAX.      | UNIT          |
|----------------------------------------------------------------|-----------------------------------------------------|------------------------------------------------------------|-----------------|------------|-----------|---------------|
| <b>Reference voltages for the resistor ladder; see Table 1</b> |                                                     |                                                            |                 |            |           |               |
| $V_{RB}$                                                       | reference voltage BOTTOM                            |                                                            | 1.1             | 1.2        | –         | V             |
| $V_{RT}$                                                       | reference voltage TOP                               | $V_{TOP} \leq V_{DDA}$                                     | 2.7             | 3.3        | $V_{DDA}$ | V             |
| $V_{diff}$                                                     | differential reference voltage<br>$V_{RT} - V_{RB}$ |                                                            | 1.5             | 2.1        | 2.7       | V             |
| $I_{ref}$                                                      | reference current                                   |                                                            | –               | 7.2        | –         | mA            |
| $R_{LAD}$                                                      | resistor ladder                                     |                                                            | –               | 290        | –         | $\Omega$      |
| $TC_{RLAD}$                                                    | temperature coefficient of the resistor ladder      |                                                            | –               | 1860       | –         | ppm           |
|                                                                |                                                     |                                                            | –               | 539        | –         | m $\Omega$ /K |
| $V_{osB}$                                                      | offset voltage BOTTOM                               | note 2                                                     | –               | 135        | –         | mV            |
| $V_{osT}$                                                      | offset voltage TOP                                  | note 2                                                     | –               | 135        | –         | mV            |
| $V_{i(p-p)}$                                                   | analog input voltage<br>(peak-to-peak value)        | note 3                                                     | 1.4             | 1.83       | 2.4       | V             |
| <b>Outputs</b>                                                 |                                                     |                                                            |                 |            |           |               |
| DIGITAL OUTPUTS D9 TO D0 AND IR (REFERENCED TO $V_{SSD}$ )     |                                                     |                                                            |                 |            |           |               |
| $V_{OL}$                                                       | LOW level output voltage                            | $I_O = 1$ mA                                               | 0               | –          | 0.5       | V             |
| $V_{OH}$                                                       | HIGH level output voltage                           | $I_O = -1$ mA                                              | $V_{DDO} - 0.5$ | –          | $V_{DDO}$ | V             |
| $I_{OZ}$                                                       | output current in 3-state mode                      | $0.5$ V < $V_O$ < $V_{DDO}$                                | –20             | –          | +20       | $\mu$ A       |
| <b>Switching characteristics</b>                               |                                                     |                                                            |                 |            |           |               |
| CLOCK INPUT CLK; see Fig.4; note 1                             |                                                     |                                                            |                 |            |           |               |
| $f_{clk(max)}$                                                 | maximum clock frequency                             |                                                            | 20              | –          | –         | MHz           |
| $t_{CPH}$                                                      | clock pulse width HIGH                              |                                                            | 15              | –          | –         | ns            |
| $t_{CPL}$                                                      | clock pulse width LOW                               |                                                            | 15              | –          | –         | ns            |
| <b>Analog signal processing</b>                                |                                                     |                                                            |                 |            |           |               |
| LINEARITY                                                      |                                                     |                                                            |                 |            |           |               |
| INL                                                            | integral non-linearity                              | $f_{clk} = 20$ MHz;<br>ramp input; (see Fig.6)             | –               | $\pm 1$    | $\pm 2$   | LSB           |
| DNL                                                            | differential non-linearity                          | $f_{clk} = 20$ MHz;<br>ramp input; (see Fig.7)             | –               | $\pm 0.25$ | $\pm 0.7$ | LSB           |
| INPUT SET RESPONSE ( $f_{clk} = 20$ MHz; see Fig.8; note 4)    |                                                     |                                                            |                 |            |           |               |
| $t_{STLH}$                                                     | analog input settling time<br>LOW-to-HIGH           | full-scale square wave                                     | –               | 4          | 6         | ns            |
| $t_{STHL}$                                                     | analog input settling time<br>HIGH-to-LOW           | full-scale square wave                                     | –               | 4          | 6         | ns            |
| HARMONICS; ( $f_{clk} = 20$ MHz; see Fig.9; note 5)            |                                                     |                                                            |                 |            |           |               |
| THD                                                            | total harmonic distortion                           | $f_i = 1$ MHz                                              | –               | –63        | –         | dB            |
| SIGNAL-TO-NOISE RATIO; see Fig.9; note 5                       |                                                     |                                                            |                 |            |           |               |
| S/N                                                            | signal-to-noise ratio (full scale)                  | without harmonics;<br>$f_{clk} = 20$ MHz;<br>$f_i = 1$ MHz | –               | 60         | –         | dB            |

# 10-bit high-speed 2.7 to 5.25 V analog-to-digital converter

TDA8766

| SYMBOL                                                                        | PARAMETER                         | CONDITIONS                | MIN. | TYP. | MAX. | UNIT |
|-------------------------------------------------------------------------------|-----------------------------------|---------------------------|------|------|------|------|
| EFFECTIVE BITS; see Fig.9; note 5                                             |                                   |                           |      |      |      |      |
| EB                                                                            | effective bits                    | f <sub>clk</sub> = 20 MHz |      |      |      |      |
|                                                                               |                                   | f <sub>i</sub> = 300 kHz  | –    | 9.5  | –    | bits |
|                                                                               |                                   | f <sub>i</sub> = 1 MHz    | –    | 9.3  | –    | bits |
|                                                                               |                                   | f <sub>i</sub> = 3.58 MHz | –    | 8.0  | –    | bits |
| Timing (f <sub>clk</sub> = 20 MHz; C <sub>L</sub> = 20 pF); see Fig.4; note 6 |                                   |                           |      |      |      |      |
| t <sub>ds</sub>                                                               | sampling delay time               |                           | –    | –    | 5    | ns   |
| t <sub>h</sub>                                                                | output hold time                  |                           | 5    | –    | –    | ns   |
| t <sub>d</sub>                                                                | output delay time                 | V <sub>DDO</sub> = 4.75 V | 8    | 12   | 15   | ns   |
|                                                                               |                                   | V <sub>DDO</sub> = 3.15 V | 8    | 17   | 20   | ns   |
|                                                                               |                                   | V <sub>DDO</sub> = 2.7 V  | 8    | 21   | 24   | ns   |
| 3-state output delay times; see Fig.5                                         |                                   |                           |      |      |      |      |
| t <sub>dZH</sub>                                                              | enable HIGH                       |                           | –    | 14   | 18   | ns   |
| t <sub>dZL</sub>                                                              | enable LOW                        |                           | –    | 16   | 20   | ns   |
| t <sub>dHZ</sub>                                                              | disable HIGH                      |                           | –    | 16   | 20   | ns   |
| t <sub>dLZ</sub>                                                              | disable LOW                       |                           | –    | 14   | 18   | ns   |
| Standby mode output delay times                                               |                                   |                           |      |      |      |      |
| t <sub>dSTBLH</sub>                                                           | standby (LOW-to-HIGH transition)  |                           | –    | –    | 200  | ns   |
| t <sub>dSTBHL</sub>                                                           | start-up (HIGH-to-LOW transition) |                           | –    | –    | 500  | ns   |

## Notes

- In addition to a good layout of the digital and analog ground, it is recommended that the rise and fall times of the clock must not be less than 1 ns.
- Analog input voltages producing code 0 up to and including 1023:
  - $V_{\text{osB}}$  (voltage offset BOTTOM) is the difference between the analog input which produces data equal to 00 and the reference voltage BOTTOM ( $V_{\text{RB}}$ ) at  $T_{\text{amb}} = 25 \text{ }^{\circ}\text{C}$ .
  - $V_{\text{osT}}$  (voltage offset TOP) is the difference between  $V_{\text{RT}}$  (reference voltage TOP) and the analog input which produces data outputs equal to 1023 at  $T_{\text{amb}} = 25 \text{ }^{\circ}\text{C}$ .
- In order to ensure the optimum linearity performance of such converter architecture the lower and upper extremities of the converter reference resistor ladder (corresponding to output codes 0 and 1023 respectively) are connected to pins  $V_{\text{RB}}$  and  $V_{\text{RT}}$  via offset resistors  $R_{\text{OB}}$  and  $R_{\text{OT}}$  as shown in Fig.3.

a) The current flowing into the resistor ladder is  $I_L = \frac{V_{\text{RT}} - V_{\text{RB}}}{R_{\text{OB}} + R_L + R_{\text{OT}}}$  and the full-scale input range at the converter,

to cover code 0 to code 1023, is  $V_I = R_L \times I_L = \frac{R_L}{R_{\text{OB}} + R_L + R_{\text{OT}}} \times (V_{\text{RT}} - V_{\text{RB}}) = 0.871 \times (V_{\text{RT}} - V_{\text{RB}})$

b) Since  $R_L$ ,  $R_{\text{OB}}$  and  $R_{\text{OT}}$  have similar behaviour with respect to process and temperature variation, the ratio

$\frac{R_L}{R_{\text{OB}} + R_L + R_{\text{OT}}}$  will be kept reasonably constant from part to part. Consequently variation of the output codes

at a given input voltage depends mainly on the difference  $V_{\text{RT}} - V_{\text{RB}}$  and its variation with temperature and supply voltage. When several ADCs are connected in parallel and fed with the same reference source, the matching between each of them is then optimized.



# 10-bit high-speed 2.7 to 5.25 V analog-to-digital converter

TDA8766

4. The analog input settling time is the minimum time required for the input signal to be stabilized after a sharp full-scale input (square-wave signal) in order to sample the signal and obtain correct output data.
5. Effective bits are obtained via a Fast Fourier Transform (FFT) treatment taking 8K acquisition points per equivalent fundamental period. The calculation takes into account all harmonics and noise up to half of the clock frequency (NYQUIST frequency). Conversion to signal-to-noise ratio:  $S/N = EB \times 6.02 + 1.76$  dB.
6. Output data acquisition: the output data is available after the maximum delay time of  $t_d$ .




Fig.3 Explanation of note 3.

10-bit high-speed 2.7 to 5.25 V  
analog-to-digital converter

TDA8766

Table 1 Output coding and input voltage (typical values; referenced to V<sub>SSA</sub>)

| STEP      | V <sub>I(p-p)</sub><br>(V) | IR | BINARY OUTPUT BITS |    |    |    |    |    |    |    |    |    |
|-----------|----------------------------|----|--------------------|----|----|----|----|----|----|----|----|----|
|           |                            |    | D9                 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Underflow | <1.335                     | 0  | 0                  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0         | 1.335                      | 1  | 0                  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 1         | .                          | 1  | 0                  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  |
| .         | .                          | .  | .                  | .  | .  | .  | .  | .  | .  | .  | .  | .  |
| .         | .                          | .  | .                  | .  | .  | .  | .  | .  | .  | .  | .  | .  |
| 1022      | .                          | 1  | 1                  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 0  |
| 1023      | 3.165                      | 1  | 1                  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |
| Overflow  | >3.165                     | 0  | 1                  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |

Table 2 Mode selection

| OE | D9 TO D0       | IR             |
|----|----------------|----------------|
| 1  | high impedance | high impedance |
| 0  | active; binary | active         |

Table 3 Standby selection

| STDBY | D9 TO D0         | I <sub>DDA</sub> + I <sub>DDD</sub> (typ.) |
|-------|------------------|--------------------------------------------|
| 1     | last logic state | 1.2 mA                                     |
| 0     | active           | 15 mA                                      |





Fig.4 Timing diagram.

10-bit high-speed 2.7 to 5.25 V  
analog-to-digital converter

TDA8766



# 10-bit high-speed 2.7 to 5.25 V analog-to-digital converter


**TDA8766**

Fig.6 Typical integral non-linearity (INL) performance.




Fig.7 Typical differential non-linearity (DNL) performance.

10-bit high-speed 2.7 to 5.25 V  
analog-to-digital converter

TDA8766





Fig.8 Analog input settling-time diagram.







Effective bits: 9.59; THD = -76.60 dB.  
Harmonic levels (dB): 2nd = -81.85; 3rd = -87.56; 4th = -88.81; 5th = -88.96; 6th = -79.58.

Fig.9 Typical Fast Fourier Transform ( $f_{\text{clk}} = 20 \text{ MHz}$ ;  $f_i = 1 \text{ MHz}$ ).

10-bit high-speed 2.7 to 5.25 V  
analog-to-digital converter

TDA8766

INTERNAL PIN CONFIGURATIONS



# 10-bit high-speed 2.7 to 5.25 V analog-to-digital converter

TDA8766





Fig.14 CLK input.

# 10-bit high-speed 2.7 to 5.25 V analog-to-digital converter

TDA8766

## APPLICATION INFORMATION

Additional application information will be supplied upon request (please quote number "AN96012").



The analog and digital supplies should be separated and decoupled.

The external voltage reference generator must be built such that a good supply voltage ripple rejection is achieved with respect to the LSB value. Eventually, the reference ladder voltages can be derived from a well regulated  $V_{DDA}$  supply through a resistor bridge and a decoupled capacitor.

- (1)  $V_{RB}$ ,  $V_{RM}$  and  $V_{RT}$  are decoupled to  $V_{SSA}$ .
- (2) Pins 8, 12, 13, 17, 24 and 32 should be connected to the closest ground pin in order to prevent noise influence.
- (3) When  $V_{RM}$  is not used, pin 11 can be left open, avoiding the decoupling capacitor. In any case, pin 11 must not be grounded.
- (4) When analog input signal is AC coupled, an input bias or a clamping level must be applied to  $V_I$  input (pin 14).

Fig.15 Application diagram.




10-bit high-speed 2.7 to 5.25 V  
analog-to-digital converter

TDA8766

PACKAGE OUTLINE

LQFP32: plastic low profile quad flat package; 32 leads; body 5 x 5 x 1.4 mm

SOT401-1



## 10-bit high-speed 2.7 to 5.25 V analog-to-digital converter

TDA8766

### SOLDERING

#### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

#### Reflow soldering

Reflow soldering techniques are suitable for all LQFP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

#### Wave soldering

Wave soldering is **not** recommended for LQFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering cannot be avoided, the following conditions must be observed:

- **A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.**
- **The footprint must be at an angle of 45° to the board direction and must incorporate solder thieves downstream and at the side corners.**

**Even with these conditions, do not consider wave soldering LQFP packages LQFP48 (SOT313-2), LQFP64 (SOT314-2) or LQFP80 (SOT315-1).**

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### Repairing soldered joints

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

---

**10-bit high-speed 2.7 to 5.25 V  
analog-to-digital converter**

---

**TDA8766****DEFINITIONS**

| <b>Data sheet status</b>                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                       |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------|
| Objective specification                                                                                                                                                                                                                                                                                                                                                                                                                                   | This data sheet contains target or goal specifications for product development.       |
| Preliminary specification                                                                                                                                                                                                                                                                                                                                                                                                                                 | This data sheet contains preliminary data; supplementary data may be published later. |
| Product specification                                                                                                                                                                                                                                                                                                                                                                                                                                     | This data sheet contains final product specifications.                                |
| <b>Limiting values</b>                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                       |
| Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. |                                                                                       |
| <b>Application information</b>                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                       |
| Where application information is given, it is advisory and does not form part of the specification.                                                                                                                                                                                                                                                                                                                                                       |                                                                                       |

**LIFE SUPPORT APPLICATIONS**

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

## ***Philips Semiconductors – a worldwide company***

**Argentina:** see South America

**Australia:** 34 Waterloo Road, NORTH RYDE, NSW 2113,  
Tel. (02) 805 4455, Fax. (02) 805 4466

**Austria:** Computerstr. 6, A-1101 WIEN, P.O. Box 213,  
Tel. (01) 60 101-1256, Fax. (01) 60 101-1250

**Belarus:** Hotel Minsk Business Center, Bld. 3, r. 1211,  
Volodarski Str. 6, 220050 MINSK,  
Tel. (172) 200 733, Fax. (172) 200 773

**Belgium:** see The Netherlands

**Brazil:** see South America

**Bulgaria:** Philips Bulgaria Ltd., Energoproject, 15th floor,  
51 James Bourchier Blvd., 1407 SOFIA,  
Tel. (359) 2 689 211, Fax. (359) 2 689 102

**Canada:** PHILIPS SEMICONDUCTORS/COMPONENTS:  
Tel. (800) 234-7381, Fax. (708) 296-8556

**Chile:** see South America

**China/Hong Kong:** 501 Hong Kong Industrial Technology Centre,  
72 Tat Chee Avenue, Kowloon Tong, HONG KONG,  
Tel. (852) 2319 7888, Fax. (852) 2319 7700

**Colombia:** see South America

**Czech Republic:** see Austria

**Denmark:** Prags Boulevard 80, PB 1919, DK-2300  
COPENHAGEN S, Tel. (032) 88 2636, Fax. (031) 57 1949

**Finland:** Sinikalliontie 3, FIN-02630 ESPOO,  
Tel. (358) 0-615 800, Fax. (358) 0-61580 920

**France:** 4 Rue du Port-aux-Vins, BP317,  
92156 SURESNES Cedex,  
Tel. (01) 4099 6161, Fax. (01) 4099 6427

**Germany:** P.O. Box 10 51 40, 20035 HAMBURG,  
Tel. (040) 23 53 60, Fax. (040) 23 53 63 00

**Greece:** No. 15, 25th March Street, GR 17778 TAVROS,  
Tel. (01) 4894 339/4894 911, Fax. (01) 4814 240

**Hungary:** see Austria

**India:** Philips INDIA Ltd, Shivsagar Estate, A Block,  
Dr. Annie Besant Rd. Worli, BOMBAY 400 018  
Tel. (022) 4938 541, Fax. (022) 4938 722

**Indonesia:** see Singapore

**Ireland:** Newstead, Clonskeagh, DUBLIN 14,  
Tel. (01) 7640 000, Fax. (01) 7640 200

**Israel:** RAPAC Electronics, 7 Kehilat Saloniki St, TEL AVIV 61180,  
Tel. (03) 645 04 44, Fax. (03) 648 10 07

**Italy:** PHILIPS SEMICONDUCTORS,  
Piazza IV Novembre 3, 20124 MILANO,  
Tel. (0039) 2 6752 2531, Fax. (0039) 2 6752 2557

**Japan:** Philips Bldg 13-37, Kohnan 2-chome, Minato-ku,  
TOKYO 108, Tel. (03) 3740 5130, Fax. (03) 3740 5077

**Korea:** Philips House, 260-199 Itaewon-dong,  
Yongsan-ku, SEOUL, Tel. (02) 709-1412, Fax. (02) 709-1415

**Malaysia:** No. 76 Jalan Universiti, 46200 PETALING JAYA,  
SELANGOR, Tel. (03) 750 5214, Fax. (03) 757 4880

**Mexico:** 5900 Gateway East, Suite 200, EL PASO,  
TEXAS 79905, Tel. 9-5(800) 234-7831, Fax. (708) 296-8556

**Middle East:** see Italy

**Netherlands:** Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,  
Tel. (040) 2783749, Fax. (040) 2788399

**New Zealand:** 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,  
Tel. (09) 849-4160, Fax. (09) 849-7811

**Norway:** Box 1, Manglerud 0612, OSLO,  
Tel. (022) 74 8000, Fax. (022) 74 8341

**Philippines:** PHILIPS SEMICONDUCTORS PHILIPPINES Inc.,  
106 Valero St. Salcedo Village, P.O. Box 2108 MCC,  
MAKATI, Metro MANILA,  
Tel. (63) 2 816 6380, Fax. (63) 2 817 3474

**Poland:** Ul. Lukiska 10, PL 04-123 WARSZAWA,  
Tel. (022) 612 2831, Fax. (022) 612 2327

**Portugal:** see Spain

**Romania:** see Italy

**Singapore:** Lorong 1, Toa Payoh, SINGAPORE 1231,  
Tel. (65) 350 2000, Fax. (65) 251 6500

**Slovakia:** see Austria

**Slovenia:** see Italy

**South Africa:** S.A. PHILIPS Pty Ltd.,  
195-215 Main Road Martindale, 2092 JOHANNESBURG,  
P.O. Box 7430 Johannesburg 2000,  
Tel. (011) 470-5911, Fax. (011) 470-5494

**South America:** Rua do Rocio 220 - 5th floor, Suite 51,  
CEP: 04552-903-SÃO PAULO-SP, Brazil,  
P.O. Box 7383 (01064-970),  
Tel. (011) 821-2333, Fax. (011) 829-1849

**Spain:** Balmes 22, 08007 BARCELONA,  
Tel. (03) 301 6312, Fax. (03) 301 4107

**Sweden:** Kottbygatan 7, Akalla. S-16485 STOCKHOLM,  
Tel. (0) 8-632 2000, Fax. (0) 8-632 2745

**Switzerland:** Allmendstrasse 140, CH-8027 ZÜRICH,  
Tel. (01) 488 2211, Fax. (01) 481 77 30

**Taiwan:** PHILIPS TAIWAN Ltd., 23-30F, 66,  
Chung Hsiao West Road, Sec. 1, P.O. Box 22978,  
TAIPEI 100, Tel. (886) 2 382 4443, Fax. (886) 2 382 4444

**Thailand:** PHILIPS ELECTRONICS (THAILAND) Ltd.,  
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,  
Tel. (66) 2 745-4090, Fax. (66) 2 398-0793

**Turkey:** Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL,  
Tel. (0212) 279 2770, Fax. (0212) 282 6707

**Ukraine:** PHILIPS UKRAINE,  
2A Akademika Koroleva str., Office 165, 252148 KIEV,  
Tel. 380-44-4760297, Fax. 380-44-4766991

**United Kingdom:** Philips Semiconductors LTD.,  
276 Bath Road, Hayes, MIDDLESEX UB3 5BX,  
Tel. (0181) 730-5000, Fax. (0181) 754-8421

**United States:** 811 East Arques Avenue, SUNNYVALE,  
CA 94088-3409, Tel. (800) 234-7381, Fax. (708) 296-8556

**Uruguay:** see South America

**Vietnam:** see Singapore

**Yugoslavia:** PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,  
Tel. (381) 11 825 344, Fax. (359) 211 635 777

**Internet:** <http://www.semiconductors.philips.com/ps/>

**For all other countries apply to:** Philips Semiconductors,  
Marketing & Sales Communications, Building BE-p,  
P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands,  
Fax. +31-40-2724825

SCDS48

© Philips Electronics N.V. 1996

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

537021/1100/02/pp20  
Document order number:

Date of release: 1996 Mar 20  
9397 750 00746