
- Low r_{DS(on)} . . . 0.23 Ω Typ
- High Voltage Output . . . 60 V
- Extended ESD Capability . . . 4000 V
- Pulsed Current . . . 11.25 A Per Channel
- Fast Commutation Speed


description

The TPIC5403 is a monolithic gate-protected power DMOS array that consists of four independent electrically isolated N-channel enhancement-mode DMOS transistors. Each transistor features integrated high-current zener diodes (Z_{CXa} and Z_{CXb}) to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-k Ω resistor.



The TPIC5403 is offered in a 24-pin wide-body surface-mount (DW) package and is characterized for operation over the case temperature range of -40° C to 125° C.

schematic



NOTE A: For correct operation, no terminal may be taken below GND.

TPIC5403 4-CHANNEL INDEPENDENT GATE-PROTECTED POWER DMOS ARRAY

SLIS038A – SEPTEMBER 1994 – REVISED SEPTEMBER 1995

absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V _{DS}	60 V
Source-to-GND voltage	
Drain-to-GND voltage	100 V
Gate-to-source voltage range, V _{GS}	9 V to 18 V
Continuous drain current, each output, T _C = 25°C	2.25 A
Continuous source-to-drain diode current, T _C = 25°C	2.25 A
Pulsed drain current, each output, I _{max} , T _C = 25°C (see Note 1 and Figure 15)	
Continuous gate-to-source zener diode current, T _C = 25°C	±50 mA
Pulsed gate-to-source zener diode current, T _C = 25°C	±500 mA
Single-pulse avalanche energy, E _{AS} , T _C = 25°C (see Figures 4, 15, and 16)	17.2 mJ
Continuous total power dissipation, $T_C = 25^{\circ}C$ (see Figure 15)	1.39 W
Operating virtual junction temperature range, T _J	. −40°C to 150°C
Operating case temperature range, T _C	. −40°C to 125°C
Storage temperature range, T _{stq}	. −65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%



electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT
V(BR)DSX	Drain-to-source breakdown voltage	I _D = 250 μA,	V _{GS} = 0	60			V
VGS(th)	Gate-to-source threshold voltage	I _D = 1 mA, See Figure 5	$V_{DS} = V_{GS}$	1.5	1.75	2.2	V
V _(BR) GS	Gate-to-source breakdown voltage	I _{GS} = 250 μA		18			V
V _(BR) SG	Source-to-gate breakdown voltage	I _{SG} = 250 μA		9			V
V _(BR)	Reverse drain-to-GND breakdown voltage (across D1, D2, D3, and D4)	Drain-to-GND curren	t = 250 μA	100			V
V _{DS(on)}	Drain-to-source on-state voltage	I _D = 2.25 A, See Notes 2 and 3	V _{GS} = 10 V,		0.5	0.62	V
VF(SD)	Forward on-state voltage, source-to-drain	I _S = 2.25 A, V _{GS} = 0 (Z1, Z2, Z3, See Notes 2 and 3 ar			0.9	1.1	V
٧ _F	Forward on-state voltage, GND-to-drain	I _D = 2.25 A (D1, D2, D3, D4), See Notes 2 and 3			2.5		V
IDSS	Zero-gate-voltage drain current	V _{DS} = 48 V, V _{GS} = 0	T _C = 25°C		0.05	1	^
			T _C = 125°C		0.5	10 ¹	μΑ
IGSSF	Forward gate current, drain short circuited to source	V _{GS} = 15 V,	V _{DS} = 0		20	200	nA
I _{GSSR}	Reverse gate current, drain short circuited to source	V _{SG} = 5 V,	V _{DS} = 0		10	100	nA
l.,	Lookage current drain to CND	V= - · · = - 49 \/	T _C = 25°C		0.05	1	
likg	Leakage current, drain-to-GND	V _{DGND} = 48 V	T _C = 125°C		0.5	10	μΑ
[DC()	Static drain-to-source on-state resistance	V _{GS} = 10 V, I _D = 2.25 A,	T _C = 25°C		0.23	0.27	Ω
^r DS(on)	See Notes 2 and 3 and Figures 6 and 7 $T_C = 125^{\circ}C$	T _C = 125°C		0.35	0.4	32	
9fs	Forward transconductance	V _{DS} = 15 V, See Notes 2 and 3 ar	I _D = 1.125 A, nd Figure 9	1.6	2.1		S
C _{iss}	Short-circuit input capacitance, common source				200	250	
Coss	Short-circuit output capacitance, common source	V _{DS} = 25 V,	$V_{GS} = 0$,		100	175	рF
C _{rss}	Short-circuit reverse-transfer capacitance, common source	f = 1 MHz,	See Figure 11		60	75	Ρ'

source-to-drain and GND-to-drain diode characteristics, $T_{\hbox{\scriptsize C}}$ = 25 $^{\circ}\hbox{\scriptsize C}$

	PARAMETER TEST CONDITIONS						MAX	UNIT
	Poverse recovery time			Z1, Z2, Z3, and Z4		80		no
t _{rr} Reverse-recovery time		D1, D2, D3, and D4		160		ns		
0	O Total diada abarga	V _{GS} = 0, See Figures 1 and 14	$di/dt = 100 A/\mu s,$	Z1, Z2, Z3, and Z4		0.12		иC
Q _{RR} Total diode charge		J. 11	D1, D2, D3, and D4		0.5		μΟ	

NOTES: 2. Technique should limit T_J – T_C to 10°C maximum.

3. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

TPIC5403 4-CHANNEL INDEPENDENT GATE-PROTECTED POWER DMOS ARRAY

SLIS038A – SEPTEMBER 1994 – REVISED SEPTEMBER 1995

resistive-load switching characteristics, T_C = 25°C

	PARAMETER	٦	TEST CONDITIONS			TYP	MAX	UNIT
t _d (on)	Turn-on delay time					32	55	
t _d (off)	Turn-off delay time	V _{DD} = 25 V,	$V_{DD} = 25 \text{ V}, \qquad R_1 = 20 \Omega,$	$t_{r1} = 10 \text{ ns},$		27	50	ns
t _{r2}	Rise time	$t_{f1} = 10 \text{ ns},$				14	30	115
t _{f2}	Fall time	1				7	15	
Qg	Total gate charge					6.6	8	
Q _{gs(th)}	Threshold gate-to-source charge	V _{DS} = 48 V, See Figure 3		$V_{GS} = 10 V$		0.6	0.7	nC
Q _{gd}	Gate-to-drain charge	, coo i igai o o				2.8	3.2	
L _D	Internal drain inductance					5		-11
LS	Internal source inductance					5		nH
Rg	Internal gate resistance					0.25		Ω

thermal resistance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	See Notes 4 and 7		90		°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	See Notes 5 and 7		49		°C/W
$R_{\theta JP}$	Junction-to-pin thermal resistance	See Notes 6 and 7		28		°C/W


NOTES: 4. Package mounted on an FR4 printed-circuit board with no heatsink

5. Package mounted on a 24 inch², 4-layer FR4 printed-circuit board

6. Package mounted in intimate contact with infinite heatsink


7. All outputs with equal power

PARAMETER MEASUREMENT INFORMATION



[†]I_{RM} = maximum recovery current

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



NOTE A: C_L includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms



[‡] The above waveform is representative of D1, D2, D3, and D4 in shape only.

SLIS038A – SEPTEMBER 1994 – REVISED SEPTEMBER 1995

PARAMETER MEASUREMENT INFORMATION





Figure 3. Gate-Charge Test Circuit and Voltage Waveform



NOTES: A. The pulse generator has the following characteristics: $t_{\Gamma} \le 10$ ns, $t_{f} \le 10$ ns, $Z_{O} = 50 \ \Omega$. B. Input pulse duration (t_{W}) is increased until peak current $I_{AS} = 11.25 \ A$.

Energy test level is defined as
$$E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 17.2 \text{ mJ}.$$

Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms



TYPICAL CHARACTERISTICS

GATE-TO-SOURCE THRESHOLD VOLTAGE




Figure 5

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE





Figure 6

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE



DRAIN CURRENT vs **DRAIN-TO-SOURCE VOLTAGE**




Figure 8



Drain Current – A

TYPICAL CHARACTERISTICS

DISTRIBUTION OF FORWARD TRANSCONDUCTANCE 50 Total Number of Units = 688 45 $V_{DS} = 15 V$ $I_D = 1.125 A$ 40 T_J = 25°C Percentage of Units – % 35 30 25 20 15 10 5

Figure 9

2.125

7.

gfs - Forward Transconductance


2.150

2.2

- S

2.050

1.975



DRAIN CURRENT vs GATE-TO-SOURCE VOLTAGE




Figure 10

SOURCE-TO-DRAIN DIODE CURRENT vs SOURCE-TO-DRAIN VOLTAGE




Figure 12



TYPICAL CHARACTERISTICS

DRAIN-TO-SOURCE VOLTAGE AND GATE-TO-SOURCE VOLTAGE

GATE CHARGE




Figure 13

REVERSE-RECOVERY TIME


REVERSE di/dt 175 V_{DS} = 48 V $V_{GS} = 0$ I_S = 1.125 A T_J = 25°C 150 trr - Reverse-Recovery Time - ns See Figure 1 125 D1, D2, D3, and D4 100 75 50 Z1, Z2, Z3, and Z4 25 100 0 200 300 400 500 600 Reverse di/dt - A/µs

Figure 14



THERMAL INFORMATION


MAXIMUM DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE



[†]Less than 2% duty cycle

Figure 15

MAXIMUM PEAK AVALANCHE CURRENT vs






[‡] Device mounted in intimate contact with infinite heatsink.

[§] Device mounted on FR4 printed circuit board with no heatsink.

THERMAL INFORMATION

DW PACKAGE† JUNCTION-TO-BOARD THERMAL RESISTANCE

PULSE DURATION



† Device mounted on 24in², 4-layer FR4 printed-circuit board with no heatsink.

NOTE A: $Z_{\theta JB}(t) = r(t) R_{\theta JB}$ $t_W = pulse duration$ t_C = cycle time $d = duty cycle = t_W/t_C$

Figure 17





PACKAGE OPTION ADDENDUM

8-Apr-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPIC5403DW	OBSOLETE	SOIC	DW	24	TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated