



P- Channel Enhancement-Mode Vertical DMOS FETs

Features

- ▶ Low threshold — -2.0V max.
- ▶ High input impedance
- ▶ Low input capacitance
- ▶ Fast switching speeds
- ▶ Low on resistance
- ▶ Free from secondary breakdown
- ▶ Low input and output leakage
- ▶ Complementary N- and P-channel devices

Applications

- ▶ Logic level interfaces – ideal for TTL and CMOS
- ▶ Solid state relays
- ▶ Battery operated systems
- ▶ Photo voltaic drives
- ▶ Analog switches
- ▶ General purpose line drivers
- ▶ Telecom switches

General Description

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.


Absolute Maximum Ratings

Parameter	Value
Drain to source voltage	BV_{DSS}
Drain to gate voltage	BV_{DGS}
Gate to source voltage	$\pm 20V$
Operating and storage temperature	$-55^{\circ}C$ to $+150^{\circ}C$
Soldering temperature ¹	$+300^{\circ}C$

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Note 1. Distance of 1.6mm from case for 10 seconds.

Pin Configurations



Ordering Information

Device	Package Options		BV_{DSS}/BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	$I_{D(ON)}$ (min)
	SO-8	TO-92				
TP2635	-	TP2635N3	-350V	15Ω	-2.0V	-0.7A
	-	TP2635N3-G				
TP2640	TP2640LG	TP2640N3	-400V	15Ω	-2.0V	-0.7A
	TP2640LG-G	TP2640N3-G				

-G indicates package is RoHS compliant ("Green")

Thermal Characteristics

Package	I _D (continuous) ¹	I _D (pulsed)	Power Dissipation @T _C = 25°C	Θ _{jc} (°C/W)	Θ _{ja} (°C/W)	I _{DR} ¹	I _{DRM}
SO-8	-210mA	-1.25A	1.3W ²	24	96 ²	210mA	-1.25A
TO-92	-180mA	-0.8A	1.0W	125	170	-180mA	-0.8A

Notes:

1. I_D (continuous) is limited by max rated T_J.
2. Mounted on FR4 board, 25mm x 25mm x 1.57mm


Electrical Characteristics (T_J = 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
BV _{DSS}	Drain-to-source break-down voltage	TP2640 -400 TP2635 -350	-	-	V	V _{GS} = 0V, I _D = -2.0mA
V _{GS(th)}	Gate threshold voltage	-0.8	-	-2.0	V	V _{GS} = V _{DS} , I _D = -1.0mA
ΔV _{GS(th)}	Change in V _{GS(th)} with temperature	-	-	5	mV/°C	V _{GS} = V _{DS} , I _D = -1.0mA
I _{GSS}	Gate body leakage	-	-	-100	nA	V _{GS} = ±20V, V _{DS} = 0V
I _{DSS}	Zero gate voltage drain current	-	-	-1.0	μA	V _{DS} = -100V, V _{GS} = 0V
				-10.0	μA	V _{DS} = Max rating, V _{GS} = 0V
				-1.0	mA	V _{DS} = 0.8 Max Rating, V _{GS} = 0V, T _A = 125°C
I _{D(ON)}	ON-state drain current	0.7	-	-	A	V _{GS} = -10V, V _{DS} = -25V
R _{DS(ON)}	Static drain-to-source ON-state resistance	-	12	15	Ω	V _{GS} = -2.5V, I _D = -200mA
			11	15		V _{GS} = -4.5V, I _D = -150mA
			11	15		V _{GS} = -10V, I _D = -300mA
ΔR _{DS(ON)}	Change in R _{DS(ON)} with temperature	-	-	0.75	%/°C	V _{GS} = -10V, I _D = -300mA
G _{FS}	Forward transconductance	200	-	-	mΩ	V _{DS} = -25V, I _D = -300mA
C _{ISS}	Input capacitance	-	-	300	pF	V _{GS} = 0V, V _{DS} = -25V, f = 1MHz
C _{OSS}	Common source output capacitance	-	-	50		
C _{RSS}	Reverse transfer capacitance	-	-	12		
t _{d(ON)}	Turn-ON delay time	-	-	10	ns	V _{DD} = 25V, I _D = 2.0A, R _{GEN} = 25Ω
t _r	Rise time	-	-	15		
t _{d(OFF)}	Turn-OFF delay time	-	-	60		
t _f	Fall time	-	-	40		
V _{SD}	Diode forward voltage drop	-	-	-1.8	V	V _{GS} = 0V, I _{SD} = 200mA
t _{rr}	Reverse recovery time	-	300	-	ns	V _{GS} = 0V, I _{SD} = 1.0A







Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300s pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.







N- Channel Switching Waveforms and Test Circuit




Typical Performance Curves



Typical Performance Curves (cont.)




8-Lead SOIC Package Outline (LG)



Notes:

1. All dimensions in millimeters. Angles in degrees.
2. If the corner is not chamfered, then a Pin 1 identifier must be located within the area indicated.

3-Lead TO-92 Package Outline (N3)



Notes:

All dimensions are in millimeters; all angles in degrees.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <http://www.supertex.com/packaging.html>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: <http://www.supertex.com>.