## **Power MOSFET 2 Amps, 20 Volts** P-Channel TSOP-6

### Features

- Ultra Low R<sub>DS(on)</sub>
- Higher Efficiency Extending Battery Life
- Miniature TSOP6 Surface Mount Package
- Pb–Free Package May be Available. The G–Suffix Denotes a Pb–Free Lead Finish

#### Applications

• Power Management in Portable and Battery–Powered Products, i.e.: Cellular and Cordless Telephones, and PCMCIA Cards

#### **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	-20	Volts
Gate-to-Source Voltage - Continuous	V <sub>GS</sub>	±12	Volts
Thermal Resistance Junction–to–Ambient (Note 1) Total Power Dissipation @ $T_A = 25^{\circ}C$ Drain Current – Continuous @ $T_A = 25^{\circ}C$ – Pulsed Drain Current ( $T_p < 10 \ \mu$ S)	R <sub>θJA</sub> P <sub>d</sub> I <sub>D</sub> I <sub>DM</sub>	244 0.5 –2.2 –10	°C/W Watts Amps Amps
Thermal Resistance Junction–to–Ambient (Note 2) Total Power Dissipation @ $T_A = 25^{\circ}C$ Drain Current – Continuous @ $T_A = 25^{\circ}C$ – Pulsed Drain Current ( $T_p < 10 \ \mu$ S)	R <sub>θJA</sub> P <sub>d</sub> I <sub>D</sub> I <sub>DM</sub>	128 1.0 -3.1 -14	°C/W Watts Amps Amps
Thermal Resistance Junction-to-Ambient (Note 3) Total Power Dissipation @ $T_A = 25^{\circ}C$ Drain Current – Continuous @ $T_A = 25^{\circ}C$ – Pulsed Drain Current ( $T_p < 10 \mu S$ )	R <sub>θJA</sub> P <sub>d</sub> I <sub>D</sub> I <sub>DM</sub>	62.5 2.0 -4.4 -20	°C/W Watts Amps Amps
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	–55 to 150	°C
Maximum Lead Temperature for Soldering Purposes for 10 Seconds	ΤL	260	°C

1. Minimum FR-4 or G-10PCB, operating to steady state.

 Mounted onto a 2 in square FR-4 board (1" sq. 2 oz. cu. 0.06" thick single sided), operating to steady state.


 Mounted onto a 2 in square FR-4 board (1" sq. 2 oz. cu. 0.06" thick single sided), t < 5.0 seconds.</li>




### **ON Semiconductor®**

http://onsemi.com


2 AMPERES 20 VOLTS R<sub>DS(on)</sub> = 65 mΩ





443 = Device Code W = Work Week

**PIN ASSIGNMENT** 



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>	
NTGS3443T1	TSOP-6	3000 Tape & Reel	
NTGS3443T1G	TSOP-6	3000 Tape & Reel	


<sup>+</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise noted) (Notes 4 & 5)


Cha	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage ( $V_{GS} = 0 \text{ Vdc}, I_D = -10 \mu A$ )		V <sub>(BR)DSS</sub>	-20	-	_	Vdc
Zero Gate Voltage Drain Current ( $V_{GS} = 0 \text{ Vdc}, V_{DS} = -20 \text{ Vdc}, T_J = 25^{\circ}\text{C}$ ) ( $V_{GS} = 0 \text{ Vdc}, V_{DS} = -20 \text{ Vdc}, T_J = 70^{\circ}\text{C}$ )		I <sub>DSS</sub>			-1.0 -5.0	μAdc
Gate-Body Leakage Current ( $V_{GS} = -12 Vdc, V_{DS} = 0 Vdc$ )		I <sub>GSS</sub>	-	-	-100	nAdc
Gate-Body Leakage Current (V <sub>GS</sub> = +12 Vdc, V <sub>DS</sub> = 0 Vdc)		I <sub>GSS</sub>	-	_	100	nAdc
ON CHARACTERISTICS						
Gate Threshold Voltage ( $V_{DS} = V_{GS}$ , $I_D = -250 \ \mu Adc$ )		V <sub>GS(th)</sub>	-0.60	-0.95	-1.50	Vdc
$\begin{array}{l} \mbox{Static Drain-Source On-State Res} \\ (V_{GS} = -4.5 \mbox{ Vdc},  \mbox{I}_D = -4.4 \mbox{ Adc}) \\ (V_{GS} = -2.7 \mbox{ Vdc},  \mbox{I}_D = -3.7 \mbox{ Adc}) \\ (V_{GS} = -2.5 \mbox{ Vdc},  \mbox{I}_D = -3.5 \mbox{ Adc}) \end{array}$	sistance	R <sub>DS(on)</sub>		0.058 0.082 0.092	0.065 0.090 0.100	Ω
Forward Transconductance $(V_{DS} = -10 \text{ Vdc}, I_D = -4.4 \text{ Adc})$		<b>9</b> FS	_	8.8	_	mhos
DYNAMIC CHARACTERISTICS			•			
Input Capacitance		C <sub>iss</sub>	-	565	-	pF
Output Capacitance	(V <sub>DS</sub> = -5.0 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>oss</sub>	-	320	-	pF
Reverse Transfer Capacitance		C <sub>rss</sub>	-	120	-	pF
SWITCHING CHARACTERISTICS	3	•	•			
Turn-On Delay Time		t <sub>d(on)</sub>	-	10	25	ns
Rise Time	(V <sub>DD</sub> = −20 Vdc, I <sub>D</sub> = −1.0 Adc,	t <sub>r</sub>	-	18	45	ns
Turn-Off Delay Time	$V_{GS} = -4.5 \text{ Vdc}, R_{g} = 6.0 \Omega$	t <sub>d(off)</sub>	-	30	50	ns
Fall Time		t <sub>f</sub>	-	31	50	ns
Total Gate Charge		Q <sub>tot</sub>	-	7.5	15	nC
Gate-Source Charge	$(V_{DS} = -10 \text{ Vdc}, V_{GS} = -4.5 \text{ Vdc},$ $I_D = -4.4 \text{ Adc})$	Q <sub>gs</sub>	-	1.4	-	nC
Gate-Drain Charge		Q <sub>gd</sub>	-	2.9	-	nC
BODY-DRAIN DIODE RATINGS						
Diode Forward On–Voltage	$(I_S = -1.7 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V <sub>SD</sub>	-	-0.83	-1.2	Vdc
Reverse Recovery Time	$(I_S = -1.7 \text{ Adc}, dI_S/dt = 100 \text{ A/}\mu\text{s})$	t <sub>rr</sub>	-	30	-	ns

Indicates Pulse Test: P.W. = 300 μsec max, Duty Cycle = 2%.
Handling precautions to protect against electrostatic discharge is mandatory.

### **TYPICAL ELECTRICAL CHARACTERISTICS**



### **TYPICAL ELECTRICAL CHARACTERISTICS**



### **TYPICAL ELECTRICAL CHARACTERISTICS**




Figure 11. Single Pulse Power





Figure 12. Normalized Thermal Transient Impedance, Junction-to-Ambient

#### PACKAGE DIMENSIONS

TSOP-6 CASE 318G-02 ISSUE K



NOTES


- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- 2. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD 3. THICKNESS IS THE MINIMUM THICKNESS
- OF BASE MATERIAL. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE 4 BURRS.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	2.90	3.10	0.1142	0.1220
В	1.30	1.70	0.0512	0.0669
С	0.90	1.10	0.0354	0.0433
D	0.25	0.50	0.0098	0.0197
G	0.85	1.05	0.0335	0.0413
н	0.013	0.100	0.0005	0.0040
J	0.10	0.26	0.0040	0.0102
κ	0.20	0.60	0.0079	0.0236
L	1.25	1.55	0.0493	0.0610
М	0	10	0	10
S	2.50	3.00	0.0985	0.1181

STYLE 1: PIN 1. DRAIN 2. DRAIN

3. GATE

#### SOLDERING FOOTPRINT\*



#### Figure 13. TSOP-6

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and in the registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications Intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative