



# 3.3-V / 5-V HIGH-SPEED DIGITAL ISOLATORS

## **FEATURES**

- 4000-V<sub>(peak)</sub> Isolation
  - UL 1577, IEC 60747-5-2 (VDE 0884, Rev. 2)
     IEC 61010-1 and CSA Approved
  - 50 kV/µs Transient Immunity Typical
- Signaling Rate 0 Mbps to 150 Mbps
  - Low-Propagation Delay
  - Low-Pulse Skew (Pulse-Width Distortion)
- Low-Power Sleep Mode
- High-Electromagnetic Immunity
- Low-Input Current Requirement
- Failsafe Output

Drop-In Replacement for Most Opto and Magnetic Isolators

### APPLICATIONS


- Industrial Fieldbus
  - Modbus
  - Profibus
  - DeviceNet™ Data Buses
  - Smart Distributed Systems (SDS™)
- Computer Peripheral Interface
- Servo Control Interface
- Data Acquisition

## **DESCRIPTION**

The ISO721, ISO721M, ISO722, and ISO722M are digital isolators with a logic input and output buffer separated by a silicon oxide (SiO<sub>2</sub>) insulation barrier. This barrier provides galvanic isolation of up to 4000 V. Used in conjunction with isolated power supplies, these devices prevent noise currents on a data bus or other circuits from entering the local ground, and interfering with or damaging sensitive circuitry.

A binary input signal is conditioned, translated to a balanced signal, then differentiated by the capacitive isolation barrier. Across the isolation barrier, a differential comparator receives the logic transition information, then sets or resets a flip-flop and the output circuit accordingly. A periodic update pulse is sent across the barrier to ensure the proper dc level of the output. If this dc-refresh pulse is not received for more than 4  $\mu$ s, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state.

### **FUNCTION DIAGRAM**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SDS is a trademark of Honeywell.

DeviceNet is a trademark of Open Devicenet Vendors Association, Inc.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **DESCRIPTION (CONTINUED)**

The symmetry of the dielectric and capacitor within the integrated circuitry provides for close capacitive matching, and allows fast transient voltage changes between the input and output grounds without corrupting the output. The small capacitance and resulting time constant provide for fast operation with signaling rates<sup>(1)</sup> from 0 Mbps (dc) to 100 Mbps for the ISO721/ISO722, and 0 Mbps to 150 Mbps with the ISO721M/ISO722M.

These devices require two supply voltages of 3.3-V, 5-V, or any combination. All inputs are 5-V tolerant when supplied from a 3.3-V supply and all outputs are 4-mA CMOS.


The ISO722 and ISO722M devices includes an active-low output enable that when driven to a high-logic level, places the output in a high-impedance state, and turns off internal bias circuitry to conserve power.


Both the ISO721 and ISO722 have TTL input thresholds and a noise-filter at the input that prevents transient pulses of up to 2 ns in duration from being passed to the output of the device.

The ISO721M and ISO722M have CMOS  $V_{CC}/2$  input thresholds, but do not have the noise-filter and the additional propagation delay. These features of the ISO721M also provide for reduced jitter operation.

The ISO721, ISO721M, ISO722, and ISO722M are characterized for operation over the ambient temperature range of -40°C to 125°C.

(1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).





### **AVAILABLE OPTIONS**

PRODUCT	OUTPUT ENABLED	INPUT THRESHOLDS	NOISE FILTER	PACKAGE <sup>(1)</sup>	MARKED AS	ORDERING NUMBER	GREEN
ISO721	NO	TTL	YES	SOIC-8	ISO721	ISO721D (rail)	
150721	NO	IIL	165	SOIC-8	150721	ISO721DR (reel)	
ISO721M	NO	CMOS	NO	SOIC-8	IS721M	ISO721MD (rail)	
150721101	NO	CIVIOS	NO	SOIC-8	15721101	ISO721MDR (reel)	Pb Free
ISO722	YES	TTL	YES	SOIC-8	ISO722	ISO722D (rail)	Sb/Br Free
150722	165	IIL	165	SOIC-8	150722	ISO722DR (reel)	
ISO722M	YES	CMOS	NO	SOIC-8	ICZOOM	ISO722MD (rail)	
150722W	169	CIVIOS	NO	SOIC-8	IS722M	ISO722MDR (reel)	

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

### **REGULATORY INFORMATION**

VDE	CSA	UL
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance Notice: CA-5A	Recognized under 1577 Component Recognition Program <sup>(1)</sup>
File Number: 40014131	File Number: 1698195	File Number: E181974

<sup>(1)</sup> Production tested  $\geq$  3000 V<sub>RMS</sub> for 1 second in accordance with UL 1577.



# **ABSOLUTE MAXIMUM RATINGS**(1)

					UNIT		
$V_{CC}$	Supply voltage (2),	V <sub>CC1</sub> , V <sub>CC2</sub>			–0.5 V to 6 V		
VI	Voltage at IN, OU	Voltage at IN, OUT, or EN terminal					
Io	Output Current	±15 mA					
ESD	Electrostatic	Human Body Model	JEDEC Standard 22, Test Method A114-C.01	All nine	±2 kV		
ESD	discharge	Charged Device Model	JEDEC Standard 22, Test Method C101	All pins	±1 kV		
T <sub>J</sub>	Maximum junction	temperature			170°C		

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

			MIN	TYP MAX	UNIT	
.,	Supply voltage V V		4.5	5.5	V	
$V_{CC}$	Supply voltage, V <sub>CC1</sub> , V <sub>CC2</sub>		3	3.6	V	
I <sub>OH</sub>	Outrout comment			4	A	
I <sub>OL</sub>	Output current	-4		mA		
	lancet median establish	ISO72x	10		ns	
t <sub>ui</sub>	Input pulse width	ISO72xM	6.67			
V <sub>IH</sub>	High-level input voltage (IN, EN)	10070	2	V <sub>cc</sub>	.,,	
V <sub>IL</sub>	Low-level input voltage (IN, EN)	ISO72x	0	0.8	V	
V <sub>IH</sub>	High-level input voltage (IN, EN)	1007014	0.7 V <sub>CC</sub>	V <sub>cc</sub>		
V <sub>IL</sub>	Low-level input voltage (IN, EN)	IOS72xM	0	0.3 V <sub>CC</sub>	V	
TJ	Junction temperature	See the Thermal Characteristics table		150	°C	
Н	External magnetic field intensity per certification		1000	A/m		

# IEC 60747-5-2 INSULATION CHARACTERISTICS(1)

	PARAMETER	TEST CONDITIONS	SPECIFICATIONS	UNIT
$V_{IORM}$	Maximum working insulation voltage		560	V
		After Input/Output Safety Test Subgroup 2/3  V <sub>PR</sub> = V <sub>IORM</sub> × 1.2, t = 10 s,  Partial discharge < 5 pC	672	V
V <sub>PR</sub>	Input to output test voltage	Method a, $V_{PR} = V_{IORM} \times 1.6$ , Type and sample test with t = 10 s, Partial discharge < 5 pC	896	V
		Method b1, $V_{PR} = V_{IORM} \times 1.875$ , 100 % Production test with t = 1 s, Partial discharge < 5 pC	1050	V
$V_{IOTM}$	Transient overvoltage	t = 60 s	4000	V
R <sub>S</sub>	Insulation resistance	$V_{IO}$ = 500 V at $T_{S}$	>10 <sup>9</sup>	Ω
	Pollution degree		2	

<sup>(1)</sup> Climatic Classification 40/125/21

<sup>(2)</sup> All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values. Vrms values are not listed in this publication.



# ELECTRICAL CHARACTERISTICS: $V_{\text{CC1}}$ and $V_{\text{CC2}}$ 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMET	ER	TEST C	TEST CONDITIONS		TYP	MAX	UNIT
	\/ aumph/aumment	Quiescent	\/ \/ or 0 \/ N	lo lood		0.5	1	mΑ
I <sub>CC1</sub>	V <sub>CC1</sub> supply current	25 Mbps	$V_I = V_{CC}$ or 0 V, N	NO IOAU		2	4	MA
		ISO722/722M Sleep Mode	$V_I = V_{CC}$ or 0 V,	EN at V <sub>CC</sub>			200	μΑ
I <sub>CC2</sub>	V <sub>CC2</sub> supply current	Quiescent	ISC	EN at 0 V or ISO721/721M		8	12	mA
		25 Mbps	$V_I = V_{CC}$ or 0 V, N	No load		10	14	
V	M. IPak laval autout valta aa		I <sub>OH</sub> = -4 mA, See Figure 1		$V_{CC} - 0.8$	4.6		V
V <sub>OH</sub>	High-level output voltage		$I_{OH} = -20 \mu A$ , See	$I_{OH} = -20 \mu A$ , See Figure 1		5		V
\/	Low lovel output voltage		I <sub>OL</sub> = 4 mA, See F	Figure 1		0.2	0.4	V
V <sub>OL</sub>	Low-level output voltage		I <sub>OL</sub> = 20 μA, See Figure 1			0	0.1	V
V <sub>I(HYS)</sub>	Input voltage hysteresis					150		mV
I <sub>IH</sub>	High-level input current		EN, IN at 2 V				10	
I <sub>IL</sub>	Low-level input current		EN, IN at 0.8 V	EN, IN at 0.8 V				μА
I <sub>OZ</sub>	High-impedance output current	ISO722, ISO722M	EN, IN at V <sub>CC</sub>				1	μΑ
Cı	Input capacitance to grou	nd	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$			1		pF
CMTI	Common-mode transient	immunity	$V_I = V_{CC}$ or 0 V, S	See Figure 5	25	50		kV/μs

# SWITCHING CHARACTERISTICS: $V_{\text{CC1}}$ and $V_{\text{CC2}}$ 5-V OPERATION

	PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay, low-to-high-level or	utput			13	17	24	
t <sub>PHL</sub>	Propagation delay , high-to-low-level o	utput	ISO72x		13	17	24	ns
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>			EN at 0 V,		0.5	2	
t <sub>PLH</sub>	Propagation delay, low-to-high-level or	utput		See Figure 1	8	10	16	
t <sub>PHL</sub>	Propagation delay, high-to-low-level ou	utput	ISO72xM		8	10	16	
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>					0.5	1	
t <sub>sk(pp)</sub> (1)	Part-to-part skew					0	3	ns
t <sub>r</sub>	Output signal rise time			EN at 0 V,		1		ns
t <sub>f</sub>	Output signal fall time	signal fall time				1		115
t <sub>pHZ</sub>	Sleep-mode propagation delay, high-level-to-high-mpedance output			See Figure 2	6	8	15	ns
t <sub>pZH</sub>	Sleep-mode propagation delay, high-impedance-to-high-level output		ISO722	See Figure 2	3.5	4	8	μs
t <sub>pLZ</sub>	Sleep-mode propagation delay, low-level-to-high-impedance output		ISO722M	Can Figure 2	5.5	8	15	ns
t <sub>pZL</sub>	Sleep-mode propagation delay, high-impedance-to-low-level output			See Figure 3	4	5	8	μs
t <sub>fs</sub>	Failsafe output delay time from input p	ower loss		See Figure 4		3		μs
			100 Mbps I	NRZ data input, See Figure 6		2		
	Pool to made our matters "then	ISO72x	100 Mbps unrestricted bit run length data input, See Figure 6			3		
t <sub>jit(PP)</sub>	Peak-to-peak eye-pattern jitter  IS		150 Mbps I	NRZ data input, See Figure 6		1		ns
		ISO72xM	150 Mbps uinput, See	unrestricted bit run length data Figure 6		2		

<sup>(1)</sup>  $t_{sk(PP)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



# ELECTRICAL CHARACTERISTICS: V<sub>CC1</sub> at 5-V, V<sub>CC2</sub> at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMET	ER	TEST C	TEST CONDITIONS		TYP	MAX	UNIT
	\/ aumph/augrent	Quiescent	V V 050V	No lood		0.5	1	mA
I <sub>CC1</sub>	V <sub>CC1</sub> supply current	25 Mbps	$V_I = V_{CC} \text{ or } 0 \text{ V}, I$	NO IOau		2	4	ША
		ISO722/722M Sleep Mode	$V_I = V_{CC}$ or 0 V,	EN at V <sub>CC</sub>			150	μΑ
I <sub>CC2</sub>	V <sub>CC2</sub> supply current	Quiescent	ISO	EN at 0 V or ISO721/721M		4	6.5	mA
		25 Mbps	$V_I = V_{CC}$ or 0 V,	No load		5	7.5	
V	High lovel output voltage		I <sub>OH</sub> = -4 mA, See Figure 1		V <sub>CC</sub> - 0.4	3		V
V <sub>OH</sub>	High-level output voltage		$I_{OH} = -20 \mu A, Se$	$I_{OH} = -20 \mu A$ , See Figure 1		3.3		V
V	Low lovel output voltoge		I <sub>OL</sub> = 4 mA, See Figure 1			0.2	0.4	V
V <sub>OL</sub>	Low-level output voltage		I <sub>OL</sub> = 20 μA, See Figure 1			0	0.1	V
V <sub>I(HYS)</sub>	Input voltage hysteresis					150		mV
I <sub>IH</sub>	High-level input current		EN, IN at 2 V				10	^
I <sub>IL</sub>	Low-level input current		EN, IN at 0.8 V	EN, IN at 0.8 V				μΑ
l <sub>OZ</sub>	High-impedance output current	ISO722, ISO722M	EN, IN at V <sub>CC</sub>				1	μΑ
C <sub>I</sub>	Input capacitance to groun	nd	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$			1		pF
CMTI	Common-mode transient i	immunity	$V_I = V_{CC}$ or 0 V,	See Figure 5	25	40		kV/μs

# SWITCHING CHARACTERISTICS: $V_{\text{CC1}}$ at 5-V, $V_{\text{CC2}}$ at 3.3-V OPERATION

	PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay, low-to-high-level or	utput			15	19	30	
t <sub>PHL</sub>	Propagation delay , high-to-low-level of	output	ISO72x		15	19	30	ns
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>			EN at 0 V,		0.5	3	
t <sub>PLH</sub>	Propagation delay, low-to-high-level or	utput		See Figure 1	10	12	20	
t <sub>PHL</sub>	Propagation delay, high-to-low-level or	utput	ISO72xM		10	12	20	
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>					0.5	1	
t <sub>sk(pp)</sub> (1)	Part-to-part skew					0	5	ns
t <sub>r</sub>	Output signal rise time			EN at 0 V,		2		
t <sub>f</sub>	Output signal fall time			See Figure 1		2		ns
t <sub>pHZ</sub>	Sleep-mode propagation delay, high-level-to-high-mpedance output			See Figure 2	7	11	25	ns
t <sub>pZH</sub>	Sleep-mode propagation delay, high-impedance-to-high-level output		ISO722	See Figure 2	4.5	6	8	μs
t <sub>pLZ</sub>	Sleep-mode propagation delay, low-level-to-high-impedance output		ISO722M	2 5	7	13	25	ns
t <sub>pZL</sub>	Sleep-mode propagation delay, high-impedance-to-low-level output			See Figure 3	4.5	6	8	μs
t <sub>fs</sub>	Failsafe output delay time from input p	ower loss		See Figure 4		3		μs
			100 Mbps I	NRZ data input, See Figure 6		2		
	B 1 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	ISO72x	100 Mbps unrestricted bit run length data input, See Figure 6			3		
t <sub>jit(PP)</sub>	Peak-to-peak eye-pattern jitter		150 Mbps I	NRZ data input, See Figure 6		1		ns
	IS	ISO72xM	150 Mbps unrestricted bit run length data input, See Figure 6			2		

<sup>(1)</sup>  $t_{sk(PP)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



# ELECTRICAL CHARACTERISTICS: $V_{CC1}$ at 3.3-V, $V_{CC2}$ at 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMET	ER	TEST C	TEST CONDITIONS		TYP	MAX	UNIT	
	V aumphy augrent	Quiescent	V V 050V N	la laad		0.3	0.5	mA	
I <sub>CC1</sub>	V <sub>CC1</sub> supply current	25 Mbps	$V_I = V_{CC} \text{ or } 0 \text{ V}, \text{ N}$	io ioad		1	2	ША	
		ISO722/722M Sleep Mode	$V_{I} = V_{CC}$ or 0 V,	EN at V <sub>CC</sub>			200	μΑ	
I <sub>CC2</sub>	V <sub>CC2</sub> supply current	Quiescent	No load	EN at 0 V or ISO721/721M		8	12	mA	
		25 Mbps	$V_I = V_{CC}$ or 0 V, N	lo load		10	14		
V	High lovel output voltage		I <sub>OH</sub> = -4 mA, See Figure 1		$V_{CC} - 0.8$	4.6		V	
V <sub>OH</sub>	High-level output voltage		$I_{OH} = -20 \mu A$ , See Figure 1		V <sub>CC</sub> - 0.1	5		V	
\/	Low lovel output valtage	output valtage		igure 1		0.2	0.4	V	
V <sub>OL</sub>	Low-level output voltage		I <sub>OL</sub> = 20 μA, See Figure 1			0	0.1	<b>v</b>	
V <sub>I(HYS)</sub>	Input voltage hysteresis					150		mV	
I <sub>IH</sub>	High-level input current		EN, IN at 2 V				10	٨	
I <sub>IL</sub>	Low-level input current		EN, IN at 0.8 V	EN, IN at 0.8 V				μΑ	
I <sub>OZ</sub>	High-impedance output current	ISO722, ISO722M	EN, IN at V <sub>CC</sub>				1	μΑ	
Cı	Input capacitance to grou	nd	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$			1		pF	
CMTI	Common-mode transient	immunity	$V_I = V_{CC}$ or 0 V, S	See Figure 5	25	40		kV/μs	

# SWITCHING CHARACTERISTICS: $V_{\text{CC1}}$ at 3.3-V, $V_{\text{CC2}}$ at 5-V OPERATION

	PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay, low-to-high-level or	utput			15	17	30	
t <sub>PHL</sub>	Propagation delay , high-to-low-level o	output	ISO72x		15	17	30	ns
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>			EN at 0 V,		0.5	2	
t <sub>PLH</sub>	Propagation delay, low-to-high-level or	utput		See Figure 1	10	12	21	
t <sub>PHL</sub>	Propagation delay, high-to-low-level ou	utput	ISO72xM		10	12	21	
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>					0.5	1	
t <sub>sk(pp)</sub> <sup>(1)</sup>	Part-to-part skew					0	5	ns
t <sub>r</sub>	Output signal rise time			EN at 0 V,		1		ns
t <sub>f</sub>	Output signal fall time			See Figure 1		1		115
t <sub>pHZ</sub>	Sleep-mode propagation delay, high-level-to-high-mpedance output			Soo Figure 2	7	9	15	ns
t <sub>pZH</sub>	Sleep-mode propagation delay, high-impedance-to-high-level output		ISO722	See Figure 2	4.5	5	8	μs
t <sub>pLZ</sub>	Sleep-mode propagation delay, low-level-to-high-impedance output		ISO722M	Can Figure 2	7	9	15	ns
t <sub>pZL</sub>	Sleep-mode propagation delay, high-impedance-to-low-level output			See Figure 3	4.5	5	8	μs
t <sub>fs</sub>	Failsafe output delay time from input p	ower loss		See Figure 4		3		μs
			100 Mbps I	NRZ data input, See Figure 6		2		
	Pool to made our matters "then	ISO72x	100 Mbps unrestricted bit run length data input, See Figure 6			3		
t <sub>jit(PP)</sub>	Peak-to-peak eye-pattern jitter		150 Mbps I	NRZ data input, See Figure 6		1		ns
		ISO72xM	150 Mbps uinput, See	unrestricted bit run length data Figure 6		2		

<sup>(1)</sup>  $t_{sk(PP)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



# ELECTRICAL CHARACTERISTICS: $V_{\text{CC1}}$ and $V_{\text{CC2}}$ at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAME	TER	TEST C	TEST CONDITIONS		TYP	MAX	UNIT
	V august august	Quiescent	\/ \/ or 0\/ \	la laad		0.3	0.5	A
I <sub>CC1</sub>	V <sub>CC1</sub> supply current	25 Mbps	$V_I = V_{CC}$ or 0 V, N	NO IOAU		1	2	mA
		ISO722/722M Sleep Mode	$V_I = V_{CC}$ or 0 V,	EN at V <sub>CC</sub>			150	μА
I <sub>CC2</sub>	V <sub>CC2</sub> supply current	Quiescent	No load	EN at 0 V or ISO721/721M		4	6.5	mA
		25 Mbps	$V_I = V_{CC}$ or 0 V, N	lo load		5	7.5	
\/	Lligh lovel output volteg	_	I <sub>OH</sub> = -4 mA, See Figure 1		V <sub>CC</sub> - 0.4	3		V
V <sub>OH</sub>	High-level output voltag	е	$I_{OH} = -20  \mu A$ , See	$I_{OH} = -20 \mu A$ , See Figure 1		3.3		V
\/	Low lovel output valtage		I <sub>OL</sub> = 4 mA, See F	I <sub>OL</sub> = 4 mA, See Figure 1		0.2	0.4	V
V <sub>OL</sub>	Low-level output voltage	<del>;</del>	$I_{OL}$ = 20 $\mu$ A, See	I <sub>OL</sub> = 20 μA, See Figure 1		0	0.1	V
V <sub>I(HYS)</sub>	Input voltage hysteresis					150		mV
I <sub>IH</sub>	High-level input current		EN, IN at 2 V				10	^
I <sub>IL</sub>	Low-level input current		EN, IN at 0.8 V	EN, IN at 0.8 V				μΑ
I <sub>OZ</sub>	High-impedance output current	ISO722, ISO722M	EN, IN at V <sub>CC</sub>				1	μΑ
Cı	Input capacitance to gro	ound	IN at $V_{CC}$ , $V_I = 0.4$	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transier	nt immunity	$V_I = V_{CC}$ or 0 V, S	See Figure 5	25	40		kV/μs

# SWITCHING CHARACTERISTICS: $V_{CC1}$ and $V_{CC2}$ at 3.3-V OPERATION

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
t <sub>PLH</sub>	Propagation delay, low-to-high-level or	utput			17	20	34	
t <sub>PHL</sub>	Propagation delay, high-to-low-level of	output	ISO72x		17	20	34	ns
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>			EN at 0 V,		0.5	3	
t <sub>PLH</sub>	Propagation delay, low-to-high-level or	utput		See Figure 1	10	12	25	
t <sub>PHL</sub>	Propagation delay, high-to-low-level or	utput	ISO72xM		10	12	25	
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>					0.5	1	
t <sub>sk(pp)</sub> <sup>(1)</sup>	Part-to-part skew					0	5	ns
t <sub>r</sub>	Output signal rise time			EN at 0 V,		2		no
t <sub>f</sub>	Output signal fall time			See Figure 1		2		ns
t <sub>pHZ</sub>	Sleep-mode propagation delay, high-level-to-high-mpedance output			See Figure 2	7	13	25	ns
t <sub>pZH</sub>	Sleep-mode propagation delay, high-impedance-to-high-level output		ISO722	See Figure 2	5	6	8	μs
t <sub>pLZ</sub>	Sleep-mode propagation delay, low-level-to-high-impedance output		ISO722M	Cara Firmura 2	7	13	25	ns
t <sub>pZL</sub>	Sleep-mode propagation delay, high-impedance-to-low-level output			See Figure 3	5	6	8	μs
t <sub>fs</sub>	Failsafe output delay time from input p	ower loss		See Figure 4		3		μs
			100 Mbps I	NRZ data input, See Figure 6		2		
	Deal to good our affect "the	ISO72x	100 Mbps unrestricted bit run length data input, See Figure 6			3		
t <sub>jit(PP)</sub>	Peak-to-peak eye-pattern jitter		150 Mbps I	NRZ data input, See Figure 6		1		ns
		ISO72xM	150 Mbps unrestricted bit run length data input, See Figure 6			2		

<sup>(1)</sup>  $t_{sk(PP)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



# PARAMETER MEASUREMENT INFORMATION




Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms




Figure 2. ISO722 Sleep-Mode High-Level Output Test Circuit and Voltage Waveforms




Figure 3. ISO722 Sleep-Mode Low-Level Output Test Circuit and Voltage Waveforms


### NOTE:

A: The input pulse is supplied by a generator having the following characteristics:

- PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O =$  50  $\Omega$ .
- B:  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .




# **PARAMETER MEASUREMENT INFORMATION (continued)**



NOTE: V<sub>I</sub> transition time is 100 ns

Figure 4. Failsafe Delay Time Test Circuit and Voltage Waveforms




NOTE: Pass/Fail criteria is no change in V<sub>O</sub>.

Figure 5. Common-Mode Transient Immunity Test Circuit and Voltage Waveform



# PARAMETER MEASUREMENT INFORMATION (continued)



NOTE: Bit pattern run length is  $2^{16}$  - 1. Transition Time is 800 ps. NRZ data input has no more than five consecutive 1s or 0s.

Figure 6. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform



# **DEVICE INFORMATION**

### **PACKAGE CHARACTERISTICS**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(101)	Minimum air gap (Clearance) (1)	Shortest terminal to terminal distance through air	4.8			mm
L(102)	Minimum external tracking (Creepage)	Shortest terminal to terminal distance across the package surface	4.3			mm
C <sub>TI</sub>	Tracking resistance (comparative tracking index)	DIN IEC 60112/VDE 0303 Part 1	≥ 175			٧
	Minimum internal gap (internal clearance)	Distance through insulation	0.008			mm
R <sub>IO</sub>	Isolation resistance	Input to output, $V_{\rm IO}$ = 500 V, all pins on each side of the barrier tied together creating a two-terminal device		>10 <sup>12</sup>		Ω
C <sub>IO</sub>	Barrier capacitance Input-to-output	$V_1 = 0.4 \sin(4E6\pi t)$		1		pF
C <sub>I</sub>	Input capacitance to ground	$V_1 = 0.4 \sin (4E6\pi t)$		1		pF

<sup>(1)</sup> Creepage and clearance requirements are applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.


Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the Isolation Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

## **IEC 60664-1 RATINGS TABLE**

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	Illa
Installation algorification	Rated mains voltage ≤150 VRMS	I-IV
Installation classification	Rated mains voltage ≤300 VRMS	I-III

### **DEVICE I/O SCHEMATIC**

# **Equivalent Input and Output Schematic Diagrams**





#### **IEC SAFETY LIMITING VALUES**

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply, and without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Is Safety input, output, or supply current	$\theta_{JA} = 263^{\circ}\text{C/W}, \ V_{I} = 5.5 \ \text{V}, \ T_{J} = 170^{\circ}\text{C}, \ T_{A} = 25^{\circ}\text{C}$			100	m ^
IS S		$\theta_{JA} = 263^{\circ}\text{C/W}, \ V_{I} = 3.6 \ \text{V}, \ T_{J} = 170^{\circ}\text{C}, \ T_{A} = 25^{\circ}\text{C}$			153	mA
T <sub>S</sub>	Maximum case temperature				150	°C

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The junction-to-air thermal resistance in the Thermal Characteristics table is that of a device installed in the JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

# THERMAL CHARACTERISTICS (over recommended operating conditions unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
			Low-K Thermal Resistance <sup>(1)</sup>		263		°C/W
$\theta_{JA}$	Junction-to-Air		High-K Thermal Resistance <sup>(1)</sup>		125		°C/W
$\theta_{JB}$	Junction-to-Board Thermal Resistance				44		°C/W
$\theta_{JC}$	Junction-to-Case Thermal Resistance				75		°C/W
P <sub>D</sub> Device Power Dissipation	ISO72x	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C},$ $C_L = 15 \text{ pF}, \text{ Input a 100 Mbps 50\% duty}$ cycle square wave			159	\/	
	Device Power Dissipation	ISO72xM	$V_{\rm CC1}$ = $V_{\rm CC2}$ = 5.5 V, $T_{\rm J}$ = 150°C, $C_{\rm L}$ = 15 pF, Input a 150 Mbps 50% duty cycle square wave			195	mW

(1) Tested in accordance with the Low-K or High-K thermal metric definition of EIA/JESD51-3 for leaded surface mount packages.




Figure 7.  $\theta_{JC}$  THERMAL DERATING CURVE per IEC 60747-5-2



# **FUNCTION TABLE**

# ISO721<sup>(1)</sup>

V <sub>CC1</sub>	V <sub>CC2</sub>	INPUT (IN)	OUTPUT (OUT)
		Н	Н
PU	PU	L	L
		Open	Н
PD	PU	X	Н

(1) PU = Powered Up (V<sub>CC</sub>  $\geq$  3 V); PD = Powered Down (V<sub>CC</sub>  $\leq$  2.5 V); X = Irrelevant; H = High Level; L = Low Level

# ISO722<sup>(1)</sup>

V <sub>CC1</sub>	V <sub>CC2</sub>	INPUT (IN)	ISO722/ISO722M OUTPUT ENABLE (EN)	OUTPUT (OUT)
		Н	L or Open	Н
DII	PU	L	L or Open	L
PU		Х	Н	Z
		Open	L or Open	Н
PD	PU	Х	L or Open	Н
PD	PU	Х	H Z	

 $<sup>(1) \</sup>quad PU = Powered \ Up \ (V_{CC} \geq 3 \ V); \ PD = Powered \ Down \ (V_{CC} \leq 2.5 \ V); \ X = Irrelevant; \ Z = High \ Impedance; \ H = High \ Level; \ L = Low \ Level \ Le$ 



### TYPICAL CHARACTERISTICS

### RMS SUPPLY CURRENT vs SIGNALING RATE




Figure 8.

# RMS SUPPLY CURRENT vs SIGNALING RATE




Figure 9.

### PROPAGATION DELAY vs FREE-AIR TEMPERATURE




Figure 10.

### PROPAGATION DELAY vs FREE-AIR TEMPERATURE




Figure 11.

### ISO72x INPUT THRESHOLD VOLTAGE vs FREE-AIR TEMPERATURE




Figure 12.

#### ISO72xM INPUT THRESHOLD VOLTAGE vs FREE-AIR TEMPERATURE





Figure 13.



# **TYPICAL CHARACTERISTICS (continued)**



# HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE





Figure 15.






Figure 16.



### **APPLICATION INFORMATION**

### MANUFACTURER CROSS-REFERENCE DATA

The ISO72xx isolators have the same functional pin-out as most other vendors, and they are often pin-for-pin drop-in replacements. The notable differences in the products are propagation delay, signaling rate, power consumption, and transient protection rating. Table 1 is used as a guide for replacing other isolators with the ISO72x family of single channel isolators.




Figure 17. Pin Cross Reference

**Table 1. CROSS REFERENCE** 

								N 7	
ISOLATOR	PIN 1	PIN 2	PIN 3	PIN 4	PIN 5	PIN 6	ISO721 OR ISO721M	ISO722 OR ISO722M	PIN 8
ISO721 (1)(2)	V <sub>CC1</sub>	IN	V <sub>CC1</sub>	GND1	GND2	OUT	GND2	ĒN	$V_{CC2}$
ADuM1100 <sup>(1)(2)</sup>	$V_{DD1}$	VI	$V_{DD1}$	GND1	GND2	Vo	GND2		$V_{DD2}$
HCPL-xxxx	V <sub>DD1</sub>	VI	*Leave Open <sup>(3)</sup>	GND1	GND2	Vo	NC <sup>(4)</sup>		$V_{DD2}$
IL710	$V_{DD1}$	VI	NC (5)	GND1	GND2	Vo	V <sub>OE</sub>		$V_{DD2}$

- (1) The ISO72xx pin 1 and pin 3 are internally connected together. Either or both may be used as V<sub>CC1</sub>.
- (2) The ISO721 and ISO721M pin 5 and pin 7 are internally connected together. Either or both may be used as GND2.
- (3) Pin 3 of the HCPL devices must be left open. This is not a problem when substituting an ISO72xx device since the extra V<sub>CC1</sub> on pin 3 may be left an open circuit as well.
- (4) An HCPL device PIN 7 must be left floating (open) or grounded when an ISO722 or ISO722M device is to be used as a drop-in replacement. If pin 7 of the ISO722 or ISO722M device is placed in a high logic state, the output of the device is disabled
- (5) Pin 3 of the IL710 must not be tied to ground on the circuit board since this shorts the ISO72xx's V<sub>CC1</sub> to ground. The IL710 pin 3 may only be tied to V<sub>CC</sub> or left open to drop in an ISO72xx.





Figure 18. Basic Application Circuit




### **ISOLATION GLOSSARY**

**Creepage Distance**— The shortest path between two conductive input to output leads measured along the surface of the insulation. The shortest distance path is found around the end of the package body.



**Clearance**— The shortest distance between two conductive input to output leads measured through air (line of sight).



**Input-to Output Barrier Capacitance** -- The total capacitance between all input terminals connected together, and all output terminals connected together.

Input-to Output Barrier Resistance -- The total resistance between all input terminals connected together, and all output terminals connected together.

**Primary Circuit** -- An internal circuit directly connected to an external supply mains or other equivalent source which supplies the primary circuit electric power.

**Secondary Circuit** -- A circuit with no direct connection to primary power, and derives its power from a separate isolated source.

Comparative Tracking Index (CTI) -- CTI is an index used for electrical insulating materials which is defined as the numerical value of the voltage which causes failure by tracking during standard testing. Tracking is the process that produces a partially conducting path of localized deterioration on or through the surface of an insulating material as a result of the action of electric discharges on or close to an insulation surface -- the higher CTI value of the insulating material, the smaller the minimum creepage distance.

Generally, insulation breakdown occurs either through the material, over its surface, or both. Surface failure may arise from flashover or from the progressive degradation of the insulation surface by small localized sparks. Such sparks are the result of the breaking of a surface film of conducting contaminant on the insulation. The resulting break in the leakage current produces an overvoltage at the site of the discontinuity, and an electric spark is generated. These sparks often cause carbonization on insulation material and lead to a carbon track between points of different potential. This process is known as *tracking*.



## ISOLATION GLOSSARY (continued)

### Insulation:

Operational insulation -- Insulation needed for the correct operation of the equipment.

Basic insulation -- Insulation to provide basic protection against electric shock.

Supplementary insulation -- Independent insulation applied in addition to basic insulation in order to ensure protection against electric shock in the event of a failure of the basic insulation.

Double insulation -- Insulation comprising both basic and supplementary insulation.

Reinforced insulation -- A single insulation system which provides a degree of protection against electric shock equivalent to double insulation.

## **Pollution Degree:**

Pollution Degree 1 -- No pollution, or only dry, nonconductive pollution occurs. The pollution has no influence.

Pollution Degree 2 -- Normally, only nonconductive pollution occurs. However, a temporary conductivity caused by condensation must be expected.

Pollution Degree 3 -- Conductive pollution occurs or dry nonconductive pollution occurs which becomes conductive due to condensation which is to be expected.

Pollution Degree 4- Continuous conductivity occurs due to conductive dust, rain, or other wet conditions.

## Installation Category:

Overvoltage Category -- This section is directed at insulation co-ordination by identifying the transient overvoltages which may occur, and by assigning 4 different levels as indicated in IEC 60664.

- I: Signal Level -- Special equipment or parts of equipment.
- II: Local Level -- Portable equipment etc.
- III: Distribution Level -- Fixed installation
- IV: Primary Supply Level -- Overhead lines, cable systems

Each category should be subject to smaller transients than the category above.





i.com 18-Jul-2006

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
ISO721D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
ISO721DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
ISO721DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
ISO721DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
ISO721MD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
ISO721MDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
ISO721MDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
ISO721MDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
ISO722D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
ISO722DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
ISO722DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
ISO722DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
ISO722MD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
ISO722MDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
ISO722MDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
ISO722MDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.



# PACKAGE OPTION ADDENDUM

18-Jul-2006


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# D (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

	Applications	
amplifier.ti.com	Audio	www.ti.com/audio
dataconverter.ti.com	Automotive	www.ti.com/automotive
dsp.ti.com	Broadband	www.ti.com/broadband
interface.ti.com	Digital Control	www.ti.com/digitalcontrol
logic.ti.com	Military	www.ti.com/military
power.ti.com	Optical Networking	www.ti.com/opticalnetwork
microcontroller.ti.com	Security	www.ti.com/security
www.ti.com/lpw	Telephony	www.ti.com/telephony
	Video & Imaging	www.ti.com/video
	Wireless	www.ti.com/wireless
	dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com	amplifier.ti.com dataconverter.ti.com dsp.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti.com/lpw  Audio Automotive Broadband Digital Control Military Optical Networking Security Telephony Video & Imaging

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated