DATA SHEET

NEC

MOS FIELD EFFECT TRANSISTOR

NP40N055EHE, NP40N055KHE
NP40N055CHE, NP40N055DHE, NP40N055MHE, NP40N055NHE

SWITCHING
N-CHANNEL POWER MOS FET

DESCRIPTION

These products are N-channel MOS Field Effect Transistors designed for high current switching applications.

<R> **ORDERING INFORMATION**

PART NUMBER	LEAD PLATING	PACKING	PACKAGE
NP40N055EHE-E1-AY Note1, 2	Pure Sn (Tin)	Tape 800 p/reel	TO-263 (MP-25ZJ) typ. 1.4 g
NP40N055EHE-E2-AY Note1, 2			
NP40N055KHE-E1-AY Note1			TO-263 (MP-25ZK) typ. 1.5 g
NP40N055KHE-E2-AY Note1			
NP40N055CHE-S12-AZ Note1, 2	Sn-Ag-Cu	Tube 50 p/tube	TO-220 (MP-25) typ. 1.9 g
NP40N055DHE-S12-AY Note1, 2	Pure Sn (Tin)		TO-262 (MP-25 Fin Cut) typ. 1.8 g
NP40N055MHE-S18-AY Note1			TO-220 (MP-25K) typ. 1.9 g
NP40N055NHE-S18-AY Note1			TO-262 (MP-25SK) typ. 1.8 g

Notes 1. Pb-free (This product does not contain Pb in the external electrode.)

2. Not for new design

FEATURES

- Channel temperature 175 degree rated
- Super low on-state resistance

  $R_{DS(on)}$ = 23 mΩ MAX. (V_{GS} = 10 V, I_D = 20 A)
- Low input capacitance

  C_{iss} = 1070 pF TYP.
- Built-in gate protection diode

(TO-220)



(TO-262)



(TO-263)



The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

Document No. D14092EJ6V0DS00 (6th edition)
Date Published October 2007 NS
Printed in Japan

The mark <R> shows major revised points.
The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C)

Drain to Source Voltage (V_{GS} = 0 V)	V_{DSS}	55	V
Gate to Source Voltage (V_{DS} = 0 V)	V_{GSS}	±20	V
Drain Current (DC) (T_C = 25°C)	$I_{D(DC)}$	±40	A
Drain Current (Pulse) Note1	$I_{D(pulse)}$	±100	A
Total Power Dissipation (T_A = 25°C)	P_T	1.8	W
Total Power Dissipation (T_C = 25°C)	P_T	66	W
Channel Temperature	T_{ch}	175	°C
Storage Temperature	T_{stg}	–55 to +175	°C
Single Avalanche Current Note2	I_{AS}	29/21/7	A
Single Avalanche Energy Note2	E_{AS}	0.8/44/49	mJ

Notes 1. PW ≤ 10 μs, Duty cycle ≤ 1%

2. Starting T_{ch} = 25°C, V_{DD} = 28 V, R_G = 25 Ω, V_{GS} = 20 → 0 V (See **Figure 4.**)

THERMAL RESISTANCE

Channel to Case Thermal Resistance	$R_{th(ch-C)}$	2.27	°C/W
Channel to Ambient Thermal Resistance	$R_{th(ch-A)}$	83.3	°C/W

ELECTRICAL CHARACTERISTICS (T_A = 25°C)

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Drain to Source On-state Resistance	$R_{DS(on)}$	V_{GS} = 10 V, I_D = 20 A		18	23	mΩ
Gate to Source Threshold Voltage	$V_{GS(th)}$	V_{DS} = V_{GS}, I_D = 250 μA	2.0	3.0	4.0	V
Forward Transfer Admittance	$\| y_{fs} \|$	V_{DS} = 10 V, I_D = 20 A	7	14		S
Drain Leakage Current	I_{DSS}	V_{DS} = 55 V, V_{GS} = 0 V			10	μA
Gate to Source Leakage Current	I_{GSS}	V_{GS} = ±20 V, V_{DS} = 0 V			±10	μA
Input Capacitance	C_{iss}	V_{DS} = 25 V, V_{GS} = 0 V, f = 1 MHz		1070	1610	pF
Output Capacitance	C_{oss}			190	280	pF
Reverse Transfer Capacitance	C_{rss}			95	180	pF
Turn-on Delay Time	$t_{d(on)}$	I_D = 20 A, V_{GS} = 10 V, V_{DD} = 28 V, R_G = 1 Ω		16	35	ns
Rise Time	t_r			9.2	23	ns
Turn-off Delay Time	$t_{d(off)}$			29	57	ns
Fall Time	t_f			9.2	23	ns
Total Gate Charge	Q_G	I_D = 40 A, V_{DD} = 44 V, V_{GS} = 10 V		23	35	nC
Gate to Source Charge	Q_{GS}			6		nC
Gate to Drain Charge	Q_{GD}			9		nC
Body Diode Forward Voltage	$V_{F(S-D)}$	I_F = 40 A, V_{GS} = 0 V		1.0		V
Reverse Recovery Time	t_{rr}	I_F = 40 A, V_{GS} = 0 V, di/dt = 100 A/μs		38		ns
Reverse Recovery Charge	Q_{rr}			46		nC

TEST CIRCUIT 1 AVALANCHE CAPABILITY



TEST CIRCUIT 2 SWITCHING TIME



TEST CIRCUIT 3 GATE CHARGE



TYPICAL CHARACTERISTICS (T_A = 25°C)

Figure1. DERATING FACTOR OF FORWARD BIAS SAFE OPERATING AREA



Figure2. TOTAL POWER DISSIPATION vs. CASE TEMPERATURE



Figure.3 FORWARD BIAS SAFE OPERATING AREA



Figure4. SINGLE AVALANCHE ENERGY DERATING FACTOR



Figure5. TRANSIENT THERMAL RESISTANCE vs. PULSE WIDTH



Figure6. FORWARD TRANSFER CHARACTERISTICS



Figure7. DRAIN CURRENT vs. DRAIN TO SOURCE VOLTAGE



Figure8. FORWARD TRANSFER ADMITTANCE vs. DRAIN CURRENT



Figure9. DRAIN TO SOURCE ON-STATE RESISTANCE vs. GATE TO SOURCE VOLTAGE



Figure10. DRAIN TO SOURCE ON-STATE RESISTANCE vs. DRAIN CURRENT



Figure11. GATE TO SOURCE THRESHOLD VOLTAGE vs. CHANNEL TEMPERATURE



Figure12. DRAIN TO SOURCE ON-STATE RESISTANCE vs. CHANNEL TEMPERATURE



Figure13. SOURCE TO DRAIN DIODE FORWARD VOLTAGE



Figure14. CAPACITANCE vs. DRAIN TO SOURCE VOLTAGE



Figure15. SWITCHING CHARACTERISTICS



Figure16. REVERSE RECOVERY TIME vs. DIODE FORWARD CURRENT



Figure17. DYNAMIC INPUT/OUTPUT CHARACTERISTICS



<R> PACKAGE DRAWINGS (Unit: mm)

1)TO-263 (MP-25ZJ) Note



2)TO-263 (MP-25ZK)



3)TO-220 (MP-25) Note



4)TO-262 (MP-25 Fin Cut) Note



Note Not for new design

5)TO-220 (MP-25K)



6)TO-262 (MP-25SK)



EQUIVALENT CIRCUIT



Remark The diode connected between the gate and source of the transistor serves as a protector against ESD. When this device actually used, an additional protection circuit is externally required if a voltage exceeding the rated voltage may be applied to this device.

<R> TAPE INFORMATION

There are two types (-E1, -E2) of taping depending on the direction of the device.



<R> MARKING INFORMATION



<R> RECOMMENDED SOLDERING CONDITIONS

These products should be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, please contact an NEC Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow MP-25ZJ, MP-25ZK	Maximum temperature (Package's surface temperature): 260°C or below Time at maximum temperature: 10 seconds or less Time of temperature higher than 220°C: 60 seconds or less Preheating time at 160 to 180°C: 60 to 120 seconds Maximum number of reflow processes: 3 times Maximum chlorine content of rosin flux (percentage mass): 0.2% or less	IR60-00-3
Wave soldering MP-25, MP-25K, MP-25SK, MP-25 Fin Cut	Maximum temperature (Solder temperature): 260°C or below Time: 10 seconds or less Maximum chlorine content of rosin flux: 0.2% (wt.) or less	THDWS
Partial heating MP-25ZJ, MP-25ZK, MP-25K, MP-25SK	Maximum temperature (Pin temperature): 350°C or below Time (per side of the device): 3 seconds or less Maximum chlorine content of rosin flux: 0.2% (wt.) or less	P350
Partial heating MP-25, MP-25 Fin Cut	Maximum temperature (Pin temperature): 300°C or below Time (per side of the device): 3 seconds or less Maximum chlorine content of rosin flux: 0.2% (wt.) or less	P300

Caution Do not use different soldering methods together (except for partial heating).