

## FEATURES

- Complies with ANSI, Bellcore, and ITU-T specifications for jitter tolerance, jitter generation
- Five on-chip high frequency PLLs with internal loop filters for clock recovery
- Supports clock recovery for STS-3/STM-1 (155.52 Mbit/s) NRZ data
- Clock Multiplier PLL for transmit clock generation
- 19.44 or 51.84 MHz reference frequency
- Lock detect—monitors run length and frequency
- Low-jitter differential interface
- 3.3V supply
- Available in a 64-pin TQFP package
- Compatible with IgT WAC-413 ATM Quad-UNI processor

## GENERAL DESCRIPTION

The function of the S3029 clock synthesis and recovery unit is to derive high speed timing signals for SONET/SDH-based equipment. The S3029 is implemented using AMCC's proven Phase Locked Loop (PLL) technology.

The S3029 receives four STS-3/STM-1 scrambled NRZ signals and recovers the clock from the data and generates a 155 MHz transmit clock. The chip outputs a differential PECL bit clock and retimed data. Figure 1 shows a typical network application.

The S3029 utilizes five on-chip PLLs which consist of a phase detector, a loop filter, and a voltage controlled oscillator (VCO). The phase detector compares the phase relationship between the VCO output and the serial data input. A loop filter converts the phase detector output into a smooth DC voltage, and the DC voltage is input to the VCO whose frequency is varied by this voltage. A block diagram is shown in Figure 2. There is a single clock multiplier PLL which generates a 155 MHz transmit clock from a 19.44 or 51.84 MHz input.

**Figure 1. System Block Diagram**





Figure 2. Functional Block Diagram



## S3029 OVERVIEW

The S3029 supports clock recovery for the STS-3/ STM-1 data rate. The LVPECL differential serial data is input to the chip and clock recovery is performed on the incoming data stream. An external reference clock is required to minimize the PLL lock time and provide a stable output clock source in the absence of serial input data. Retimed data and clock are output from the S3029.

## CHARACTERISTICS

### Performance

The S3029 PLL complies with the minimum jitter tolerance for clock recovery proposed for SONET/SDH equipment defined by the T1X1.6/91-022 document, when used with differential inputs and outputs as shown in Figure 3.

### Input Jitter Tolerance

Input jitter tolerance is defined as the peak to peak amplitude of sinusoidal jitter applied on the input signal that causes an equivalent 1 dB optical/electrical power penalty. SONET input jitter tolerance requirements are shown in Figure 3. The measurement condition is the input jitter amplitude which causes an equivalent of 1 dB power penalty.

### Serial Data Output Set-up and Hold Time

The output set-up and hold times are represented by the waveforms shown in Figure 4.

Figure 3. Input Jitter Tolerance Specification




Figure 4. Clock Output to Data Transition Delay




Table 1.

| REFSEL | Reference Clock Frequency (MHz) |
|--------|---------------------------------|
| 0      | 19.44 MHz                       |
| 1      | 51.84 MHz                       |

**S3029 Transceiver Pin Assignment and Descriptions**

| Pin Name                                                 | Level           | I/O | Pin #                            | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|----------------------------------------------------------|-----------------|-----|----------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| REFCKINP/N                                               | Diff.<br>LVPECL | I   | 53,54                            | Reference Clock. 19.44 or 51.84 MHz input used to generate the 155 MHz transmit clock. This input is also used as the reference for the internal bit clock in the absence of serial data or during reset in clock recovery mode.                                                                                                                                                                                                                                                 |
| SERDATIP/N0<br>SERDATIP/N1<br>SERDATIP/N2<br>SERDATIP/N3 | Diff.<br>LVPECL | I   | 1,2<br>7,8<br>15,16<br>22,21     | Serial Data In. Clock is recovered from the transitions on these inputs.                                                                                                                                                                                                                                                                                                                                                                                                         |
| TSTCLKEN                                                 | LVTTTL          | I   | 3                                | Test Clock Enable. Active High. Used during production test to bypass the VCO in the PLL. Tie to ground for normal operation.                                                                                                                                                                                                                                                                                                                                                    |
| SD0<br>SD1<br>SD2<br>SD3                                 | LVPECL          | I   | 56<br>55<br>52<br>51             | Signal Detect. Active High. A single-ended 10K ECL input to be driven by the external optical receiver module to indicate detection of received optical power. When SD is inactive, the data on the Serial Data In (SERDATIP/N) pins will be internally forced to a constant zero, LOCKDET forced low, and the PLL forced to lock to the REFCK input. When SD is active, data on the SERDATIP/N pins will be processed normally. This pin has an internal 1K $\Omega$ pull-down. |
| LCKREFN0<br>LCKREFN1<br>LCKREFN2<br>LCKREFN3             | LVTTTL          | I   | 64<br>63<br>60<br>59             | Lock to Reference. Active Low. When active, this input will force the CRU to lock to the local reference clock. This input has an internal 1K pull-up and may be left unconnected if not used.                                                                                                                                                                                                                                                                                   |
| REFSEL                                                   | LVTTTL          | I   | 6                                | Reference Select. This input selects the frequency of the REFCKIN/P. (See Table 1).                                                                                                                                                                                                                                                                                                                                                                                              |
| LOCKDET0<br>LOCKDET1<br>LOCKDET2<br>LOCKDET3             | LVTTTL          | O   | 9<br>14<br>17<br>20              | Lock Detect. Active High. Clock recovery indicator. Set high when the internal clock recovery has locked onto the incoming datastream. LOCKDET is an asynchronous output. This output is deasserted when LCKREFN is low, or when SD is low; in which case the PLL locks to the reference clock. When the data rate of the SERDATIP/N input is not within the capture range of the PLL, the LOCKDET output will toggle until proper data is restored.                             |
| SERDATOP/N0<br>SERDATOP/N1<br>SERDATOP/N2<br>SERDATOP/N3 | Diff.<br>LVPECL | O   | 44,43<br>40,39<br>30,29<br>26,25 | Serial Data Out. This signal is the delayed version of the incoming data stream (SERDATI) updated on the falling edge of Serial Clock Out (SERCLKOP).                                                                                                                                                                                                                                                                                                                            |
| SERCLKOP/N0<br>SERCLKOP/N1<br>SERCLKOP/N2<br>SERCLKOP/N3 | Diff.<br>LVPECL | O   | 46,45<br>38,37<br>32,31<br>24,23 | Serial Clock Out. This signal is phase aligned with Serial Data Out (SERDATO) when Lock Detect (LOCKDET) is High. When Lock Detect is Low, Serial Clock Out is synchronous with Reference Clock (REFCKIN).                                                                                                                                                                                                                                                                       |
| TXCLKOP/N                                                | Diff.<br>LVPECL | O   | 50,49                            | Transmit Clock Out. This is a 155 MHz clock which can be used by the controller as a clock source for the transmitter logic.                                                                                                                                                                                                                                                                                                                                                     |

***S3029 Transceiver Pin Assignment and Descriptions (continued)***

| Pin Name                                                         | Level             | I/O | Pin #                           | Description                                                                         |
|------------------------------------------------------------------|-------------------|-----|---------------------------------|-------------------------------------------------------------------------------------|
| TXoPOW<br>CRUoPOW0<br>CRUoPOW1<br>CRUoPOW2<br>CRUoPOW3           | Digital<br>Power  | —   | 48<br>42<br>36<br>34<br>28      | +3.3V (individual decoupling)                                                       |
| TXoGRD<br>CRUoGRD0<br>CRUoGRD1<br>CRUoGRD2<br>CRUoGRD3           | Digital<br>Ground | —   | 47<br>41<br>35<br>33<br>27      | 0V (ground)                                                                         |
| VCOVCC<br>OPAVCC<br>ACRUPOW0<br>ACRUPOW1<br>ACRUPOW2<br>ACRUPOW3 | Analog<br>Power   | —   | 58<br>62<br>4<br>10<br>12<br>18 | +3.3V via individual Ferrite bead (e.g. Murata BLM32A06) and individual decoupling. |
| VCOGRD<br>OPAGR<br>ACRUGRD0<br>ACRUGRD1<br>ACRUGRD2<br>ACRUGRD3  | Analog<br>Ground  | —   | 57<br>61<br>5<br>11<br>13<br>19 | 0V (ground)                                                                         |

Figure 5. S3029 64 TQFP Package





Figure 6. S3029 64 TQFP Pinout



### Performance Specifications

| Parameter                                        | Min  | Typ     | Max  | Units       | Condition                                                                                  |
|--------------------------------------------------|------|---------|------|-------------|--------------------------------------------------------------------------------------------|
| Nominal VCO Center Frequency                     |      | 155.52  |      | MHz         |                                                                                            |
| Reference Clock Frequency Tolerance              | -20  |         | +20  | ppm         | For SONET OC-3 Transmit Frequency Tolerance                                                |
|                                                  | -100 |         | +100 | ppm         | For 155 Mbit/s ATM Transmit Frequency Tolerance                                            |
| OC-3/STS-3<br>Capture Range <sup>1</sup>         |      | ±200ppm |      |             | With respect to fixed reference frequency                                                  |
| Lock Range<br>Clock Output<br>Duty Cycle         | 40   | +8,-12% | 60   | % of UI     |                                                                                            |
| Acquisition Lock Time <sup>1</sup><br>OC-3/STS-3 |      |         | 64   | μsec        | With device already powered up and valid REFCLK.                                           |
| Reference Clock Input Duty Cycle                 | 30   |         | 70   | % of period |                                                                                            |
| Reference Clock Rise & Fall Times                |      |         | 2.0  | ns          | 10% to 90% of amplitude                                                                    |
| PECL Output Rise & Fall Times                    |      |         | 1.5  | ns          | 10% to 90%, 50Ω to VCC-2V equivalent load, 5 pf cap                                        |
| TXCLKOP/N Jitter Generation                      |      | .045    | .07  | U.I.pp      | STM-1: F <sub>3</sub> =65 KHz, F <sub>4</sub> =1.3 MHz<br>SONET/SDH spec limit = 0.15 U.I. |

1. Guaranteed but not tested.



**Recommended Operating Conditions**

| Parameter                                   | Min    | Typ | Max  | Unit |
|---------------------------------------------|--------|-----|------|------|
| Ambient Temperature under Bias (industrial) | -40    |     | +85  | ° C  |
| Ambient Temperature under Bias (commercial) | 0      |     | +70  | ° C  |
| Junction Temperature under Bias             | -10    |     | +130 | ° C  |
| Voltage on VCC with Respect to GND          | 3.14   | 3.3 | 3.46 | V    |
| Voltage on Any TTL Input Pin                | 0.0    |     | VCC  | V    |
| Voltage on Any PECL Input Pin               | VCC -2 |     | VCC  | V    |
| PECL Output Source Current (50Ω to Vcc-2V)  |        | 14  | 25   | mA   |
| ICC Supply Current                          |        | 225 | 276  | mA   |

**Absolute Maximum Ratings**

| Parameter                             | Min      | Typ | Max  | Unit |
|---------------------------------------|----------|-----|------|------|
| Case Temperature under Bias           | -55      |     | +125 | ° C  |
| Junction Temperature under Bias       | -55      |     | +150 | ° C  |
| Storage Temperature                   | -65      |     | +150 | ° C  |
| Voltage on VCC with Respect to GND    | -0.5     |     | +7.0 | V    |
| Voltage on any TTL Input Pin          | -0.5     |     | +5.5 | V    |
| Voltage on any PECL Input Pin         | VCC -2.0 |     | VCC  | V    |
| TTL Output Sink Current               |          |     | 20   | mA   |
| TTL Output Source Current             |          |     | 10   | mA   |
| High Speed PECL Output Source Current |          |     | 50   | mA   |
| Static Discharge Voltage              |          | 500 |      | V    |

### TTL Input/Output DC Characteristics<sup>1</sup>

( $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = 3.3\text{ V} \pm 5\%$ )

| Symbol     | Parameter                     | Test Conditions                                   | Min    | Max  | Unit          |
|------------|-------------------------------|---------------------------------------------------|--------|------|---------------|
| $V_{IL}^2$ | Input LOW Voltage             | Guaranteed Input LOW Voltage for all inputs       |        | 0.8  | Volts         |
| $V_{IH}^2$ | Input HIGH Voltage            | Guaranteed Input HIGH Voltage for all inputs      | 2.0    |      | Volts         |
| $I_{IL}$   | Input LOW Current             | $V_{CC} = \text{MAX}$ , $V_{IN} = 0.5\text{V}$    | -400.0 |      | $\mu\text{A}$ |
| $I_{IH}$   | Input HIGH Current            | $V_{CC} = \text{MAX}$ , $V_{IN} = 2.7\text{V}$    |        | 50.0 | $\mu\text{A}$ |
| $I_I$      | Input HIGH Current at Max VCC | $V_{CC} = \text{MAX}$ , $V_{IN} = 3.5\text{V}$    |        | 1.0  | mA            |
| $I_{OS}$   | Output Short Circuit Current  | $V_{CC} = \text{MAX}$ , $V_{OUT} = 0.5\text{V}$   | -50.0  | -5.0 | mA            |
| $V_{IK}$   | Input Clamp Diode Voltage     | $V_{CC} = \text{MIN}$ , $I_{IN} = -18.0\text{mA}$ | -1.2   |      | Volts         |
| $V_{OL}$   | TTL Output LOW Voltage        | $V_{CC} = \text{MIN}$ , $I_{OL} = 2\text{mA}$     |        | 0.5  | Volts         |
| $V_{OH}$   | TTL Output HIGH Voltage       | $V_{CC} = \text{MIN}$ , $I_{OH} = -10\text{mA}$   | 2.2    |      | Volts         |

2. These input levels provide a zero-noise immunity and should only be tested in a static, noise-free environment.

### PECL Input/Output DC Characteristics<sup>1,2</sup>


( $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = 3.3\text{ V} \pm 5\%$ )

| Symbol    | Parameter                       | Min              | Typ   | Max              | Unit          | Conditions                                            |
|-----------|---------------------------------|------------------|-------|------------------|---------------|-------------------------------------------------------|
| $V_{IL}$  | Input LOW Voltage               | $V_{CC} - 2.000$ |       | $V_{CC} - 1.441$ | Volts         | Guaranteed Input LOW Voltage for single-ended inputs  |
| $V_{IH}$  | Input HIGH Voltage              | $V_{CC} - 1.225$ |       | $V_{CC} - 0.570$ | Volts         | Guaranteed Input HIGH Voltage for single-ended inputs |
| $V_{IL}$  | Input LOW Voltage               | $V_{CC} - 2.000$ |       | $V_{CC} - 0.700$ | Volts         | Guaranteed Input LOW Voltage for differential inputs  |
| $V_{IH}$  | Input HIGH Voltage              | $V_{CC} - 1.750$ |       | $V_{CC} - 0.450$ | Volts         | Guaranteed Input HIGH Voltage for differential inputs |
| $V_{ID}$  | Input Diff. Voltage             | 0.200            | 0.500 | 1.400            | Volts         | Differential Input Voltage                            |
| $I_{IHD}$ | Diff. Input High Current        | -0.500           |       | 20.000           | $\mu\text{A}$ | $V_{ID} = 500\text{mV}$                               |
| $I_{ILD}$ | Diff. Input Low Current         | -0.500           |       | 20.000           | $\mu\text{A}$ | $V_{ID} = 500\text{mV}$                               |
| $I_{IH}$  | Single-ended input High Current |                  |       | 4                | mA            | SD Inputs have internal 1K to GND load resistor.      |
| $I_{IL}$  | Single-ended input LOW Current  |                  |       | 4                | mA            | SD Inputs have internal 1K to GND load resistor.      |
| $V_{OL}$  | Output LOW Voltage              | $V_{CC} - 2.000$ |       | $V_{CC} - 1.300$ | Volts         | 400 ohm termination to GND                            |
| $V_{OH}$  | Output HIGH Voltage             | $V_{CC} - 1.110$ |       | $V_{CC} - 0.670$ | Volts         | 400 ohm termination to GND                            |
| $V_{OD}$  | Output Diff. Voltage            | 0.390            |       | 1.000            | Volts         | Differential Output Voltage                           |


1. These conditions will be met with no airflow.

2. When not used, tie the positive differential PECL pin to  $V_{CC}$  and the negative differential PECL pin to ground via a 3.9K resistor.

### PECL Output Loading




### Recommended Termination of Differential PECL Signals



**Ordering Information**

| PREFIX                | DEVICE | PACKAGE     |
|-----------------------|--------|-------------|
| S- Integrated Circuit | 3029   | A – 64 TQFP |



**X**    **XXXX**    **XX**  
 Prefix    Device    Package



**Applied Micro Circuits Corporation • 6290 Sequence Dr., San Diego, CA 92121**

**Phone: (619) 450-9333 • (800) 755-2622 • Fax: (619) 450-9885**

**<http://www.amcc.com>**

AMCC reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

AMCC does not assume any liability arising out of the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

AMCC reserves the right to ship devices of higher grade in place of those of lower grade.

AMCC SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

AMCC is a registered trademark of Applied Micro Circuits Corporation.  
 Copyright © 1999 Applied Micro Circuits Corporation