

OUTLINE

The R5106N Series are CMOS-based μ con supervisory circuit, or high accuracy and ultra low supply current voltage detector with built-in delay and watchdog timer. When the supply voltage is down across the threshold, or the watchdog timer does not detect the system clock from the μ con, the reset output is generated. The voltage detector circuit is used for the system reset, etc. The detector threshold is fixed internally, and the tolerance is $\pm 1.0\%$. The released delay time (Power-on Reset Delay) circuit is built-in, and output delay time is adjustable with an external capacitor. When the supply voltage becomes the released voltage, the reset state will be maintained during the delay time. The time out period of the watchdog timer can be also set with an external capacitor. The output type of the reset is selectable, Nch open-drain, or CMOS. There is a function to stop supervising clock by the watchdog timer (INH function). The package is small SOT-23-6.



FEATURES

- Built-in a watchdog timer's time out period accuracy $\pm 30\%$
- Timeout period for watchdog and generating a reset signal can be set by an external capacitor
- Detector Threshold Voltage 0.1V stepwise setting in the range from 1.5V to 5.5V
- Supply current Typ. 11 μ A
- Operating Voltage 0.9V to 6.0V
- High Accuracy Output Voltage of Detector Threshold $\pm 1.0\%$
- Power-on Reset Delay Time accuracy $\pm 20\%$
- Power-on reset delay time of the voltage detector can be set with an external capacitor.
- Small Package SOT-23-6

APPLICATION

- Supervisory circuit for equipment with using microprocessors.

BLOCK DIAGRAMS



SELECTION GUIDE

The selection can be made with designating the part number as shown below:


R5106Nxx1x-TR ←part Number

↑ ↑↑ ↑

a b c d

Code	Descriptions
a	Designation of Package Type; N: SOT-23-6 (2.8mmx2.9mm)
b	Designation of Detector Threshold Voltage (-V _{DET}) 0.1V stepwise setting is possible in the range from 1.5V to 5.5V
c	Designation of the output type of RESETB A: Nch open-drain output C: CMOS output
d	Designation of Taping Type

PIN CONFIGURATION



SOT-23-6

PIN DESCRIPTION

Pin No	Symbol	Pin Description
1	SCK	Clock Input Pin from Microprocessor
2	INH	Inhibit Pin ("L": Inhibit the watchdog timer)
3	V _{DD}	Power supply Pin
4	RESETB	Output Pin for Reset signal of Watchdog timer and Voltage Detector. (Output "L" at detecting Detector Threshold and Watchdog Timer Reset.)
5	GND	Ground Pin
6	CT	External Capacitor Pin for Setting Reset and Watchdog Timeout Periods and delay time of Voltage Detector

ABSOLUTE MAXIMUM RATINGST_{opt}=25°C, V_{ss}=0V

Symbol	Item		Rating	Unit
V _{IN}	Supply Voltage		-0.3~7.0	V
V _{CT}	Output Voltage	Voltage of C _T Pin	-0.3~V _{IN} +0.3	V
V _{RESETB}		Voltage of RESETB Pin	-0.3~7.0	V
V _{SCK}	Input Voltage	Voltage of SCK Pin	-0.3~7.0	V
V _{INH}		Voltage of INH Pin	-0.3~7.0	V
I _{RESETB}	Output Current	Current of RESETB Pin	20	mA
P _D	Power Dissipation		250	mW
T _{opt}	Operating Temperature Range		-40~+105	°C
T _{stg}	Storage Temperature Range		-55~+125	°C

ELECTRICAL CHARACTERISTICS

R5106NxxxA/C


 Unless otherwise specified, $V_{IN}=6.0V$, $C_T=0.1\mu F$, $R_{pull-up}=100k\Omega$
 $T_{opt}=25^{\circ}C$

 The number written in bold font is applied to the temperature range from $-40^{\circ}C$ to $105^{\circ}C$


Symbol	Item	Conditions	Min.	Typ.	Max.	Unit
V_{IN}	Operating Voltage		0.9		6.0	V
I_{SS}	Supply Current	$V_{IN}=(-V_{DET})+0.5V$ Clock pulse input		11	15	μA
Voltage Detector						
$-V_{DET}$	Detector Threshold	V_{IN} pin Threshold	$\times 0.990$ $\times 0.972$		$\times 1.010$ $\times 1.015$	V
$\Delta V_{DET}/\Delta T_{opt}$	Detector Threshold Temperature Coefficient	$-40^{\circ}C \leq T_{opt} \leq 105^{\circ}C$		± 100		ppm/ $^{\circ}C$
V_{HYS}	Detector Threshold Hysteresis		$(-V_{DET})$ $\times 0.03$	$(-V_{DET})$ $\times 0.05$	$(-V_{DET})$ $\times 0.07$	V
t_{PLH}	Output Delay Time	$C_T=0.1\mu F$	340	370	467	ms
I_{DOUTN}	Output Current (RESETB Output pin)	Nch, $V_{DD}=1.2V$, $V_{DS}=0.1V$	0.38	0.80		mA
I_{DOUTP}	Output Current (RESETB Output pin)	Pch, $V_{DD}=6.0V$, $V_{DS}=0.5V$ (R5106NxxxC)	0.65	0.90		mA
Watchdog Timer						
T_{WD}	Watchdog Timeout period	$C_T=0.1\mu F$	230	310	450	ms
T_{WR}	Reset Hold Time of WDT	$C_T=0.1\mu F$	29	34	48	ms
V_{SCKH}	SCK Input "H"		$V_{IN} \times 0.8$		6.0	V
V_{SCKL}	SCK Input "L"		0.0		$V_{IN} \times 0.2$	V
V_{INHH}	INH Input "H"		1.0		6.0	V
V_{INHL}	INH Input "L"		0.00		0.35	V
R_{INH}	INH pull-up Resistance		60	110	164	$k\Omega$
T_{SCKW}	SCK Input Pulse Width	$V_{SCKL}=V_{IN} \times 0.2$, $V_{SCKH}=V_{IN} \times 0.8$	500			ns

The bold type values are guaranteed by design.


TYPICAL APPLICATIONS



R5106N




TEST CIRCUIT



Supply Current Test Circuit

TIMING DIAGRAM (R5106NxxxA/R5106NxxxC)

(Nch open-drain, RESETB pin is pulled up to VDD.)



OPERATION

- ① When the power supply, VDD pin voltage becomes more than the released voltage (+V_{DET}), after the released delay time (or the power on reset time tpLH), the output of RESETB becomes "H" level.
- ② When the SCK pulse is input, the watchdog timer is cleared, and CT pin mode changes from discharge mode to charge mode. When the CT pin voltage becomes higher than VREFH, the mode will change into discharge, and next watchdog time count starts.
- ③ Unless the SCK pulse is input, WDT will not be cleared, and during the charging period of CT pin, RESETB="L".
- ④ When the VDD pin becomes lower than the detector threshold voltage, RESETB outputs "L".
- ⑤ If "L" signal is input to the INH pin, the RESETB outputs "H", regardless the SCK clock state.
- ⑥ During the "L" period of INH pin, the voltage detector monitors the supply voltage.
- ⑦ When the signal to the INH pin is set from "L" to "H", the watchdog starts supervising the system clock, or charge cycle to the CT pin starts, the capacitor connected to the CT pin is charged with the current of setting Reset time of WDT

* Watchdog Timeout period/Reset hold time

The watchdog timeout period and reset hold time can be set with an external capacitor to CT pin.

The next equations describe the relation between the watchdog timeout period and the external capacitor value, or the reset hold time and the external capacitor value.

$$t_{WD(s)} = 3.1 \times 10^6 \times C (F)$$

$$t_{WR(s)} = t_{WD}/9$$

The watchdog timer (WDT) timeout period is determined with the discharge time of the external capacitor.

During the watchdog timeout period, if the clock pulse from the system is detected, WDT is cleared and the capacitor is charged. When the charge of the capacitor completes, another watchdog timeout period starts again. During the watchdog timeout period, if the clock pulse from the system is not detected, during the next reset hold time RESETB pin outputs "L".

After starting the watchdog timeout period, (just after from the discharge of the external capacitor) even if the clock pulse is input during the time period "TWDI", the clock pulse is ignored.

$$TWDI[s] = TWD/10$$

Released Delay Time (Power-on Reset delay time)

The released delay time can be set with an external capacitor connected to the CT pin. The next equation describes the relation between the capacitance value and the released delay time (tpLH).

$$tpLH(s) = 3.7 \times 10^6 \times C (F)$$

The capacitor connected to CT pin determines TWD, TWR, and tpLH.

Minimum Operating Voltage (VINL)

We specified the minimum operating voltage as the minimum input voltage in which the condition of RESETB pin being 0.1V or lower than 0.1V. (Herein, pull-up resistance is set as 100kΩ in the case of the Nch open-drain output type.

Inhibit (INH) Function

If INH pin is set at "L", the watchdog timer stops monitoring the clock, and the RESETB output will be dominant by the voltage detector's operation. Therefore, if the supply voltage is set at more than the detector threshold level, RESETB outputs "H" regardless the clock pulse. INH pin is pulled up with a resistor (TYP.110kΩ) internally.


RESETB Output

RESETB pin's output type is selectable either the Nch open-drain output or CMOS output. If the Nch open-drain type output is selected, the RESETB pin is pulled up with an external resistor to an appropriate voltage source.

Clock Pulse Input


Built-in watchdog timer is cleared with the SCK clock pulse within the watchdog timeout period.

Power-on Reset Operation against input glitch



APPLICATION NOTES



If a resistor is connected to the VDD pin, the operation might be unstable with the supply current of IC itself.






Connection examples affected by the conduction current

TYPICAL CHARACTERISTICS





1) Supply Current vs. Input Voltage



2) Detector Threshold vs. Temperature





3) Detector Threshold Hysteresis vs. Temperature




4) Nch Driver Output Current vs. V_{DS} $T_{opt}=25^{\circ}\text{C}$ 

R5106N


5) Nch Driver Output Current vs. VDD




6) Pch Driver Output Current vs. VDD




7) Released Delay Time vs. Input Voltage




8) Released Delay Time vs. Temperature




9) Detector Output Delay Time vs. Temperature




10) WDT Reset Timer vs. Temperature



11) WDT Timeout Period vs. Temperature



12) WDT Reset Timer vs. Input Voltage



13) WDT Timeout Period vs. Input Voltage

