



FLASH-ROM MODULE 4MByte (1M x 32-Bit), 72pin-SIMM, 5V
Part No. HMF1M32M4GL

GENERAL DESCRIPTION

The HMF1M32M4GL is a high-speed flash read only memory (FROM) module containing 1,048,576 words organized in a x32bit configuration. The module consists of four 1M x 8 FROM mounted on a 72 -pin, single-sided, FR4-printed circuit board. The HMF1M32M4GL is entirely pin and command set compatible with JEDEC single-power-supply flash standard.

Commands are written to the command register using standard microprocessor write timings.

Register contents serve as input to an internal state-machine, which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 12.0V flash or EPROM devices.

Four chip enable inputs, (/WE0, /WE1, /WE2, /WE3) are used to enable the module's 8bits independently. Output enable (/OE) and write enable (/WE) can set the memory input and output.

When FROM module is disable condition the module is becoming power standby mode, system designer can get low-power design. All module components may be powered from a single +5V DC power supply and all inputs and outputs are TTL-compatible.

FEATURES

- w Access time : 75, 90 and 120ns
- w High-density 4MByte design
- w High-reliability, low-power design
- w Single + 5V $\pm$ 0.5V power supply
- w Easy memory expansion
- w All inputs and outputs are TTL-compatible
- w FR4-PCB design
- w Low profile 72-pin SIMM
- w Minimum 1,000,000 write/erase cycle
- w Sector erase architecture
- w Sector group protection
- w Temporary sector group unprotection
- w The used device is AM29F080

OPTIONS

w Timing

75ns access	-75
90ns access	-90
120ns access	-120

w Packages

72-pin SIMM	M
-------------	---


MARKING

PIN ASSIGNMENT

PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
1	Vss	25	DQ17	49	/BANK-E0
2	NC	26	DQ18	50	A18
3	DQ0	27	DQ19	51	A17
4	DQ1	28	DQ20	52	A16
5	DQ2	29	DQ21	53	A15
6	DQ3	30	Vcc	54	A14
7	DQ4	31	DQ22	55	A13
8	DQ5	32	DQ23	56	A12
9	DQ6	33	/WE2	57	A11
10	Vcc	34	NC	58	A10
11	DQ7	35	DQ24	59	Vcc
12	/WE0	36	DQ25	60	A9
13	RY-/BY	37	DQ26	61	A8
14	DQ8	38	DQ27	62	A7
15	DQ9	39	Vss	63	A6
16	DQ10	40	DQ28	64	A5
17	DQ11	41	DQ29	65	A4
18	DQ12	42	DQ30	66	A3
19	DQ13	43	DQ31	67	A2
20	DQ14	44	/WE3	68	A1
21	DQ15	45	NC	69	A0
22	/WE1	46	/Reset	70	NC
23	NC	47	A19	71	NC
24	DQ16	48	/OE	72	Vss

72-PIN SIMM
TOP VIEW

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	/OE	/CE	/WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
NOT SELECTED	H	L	H	HIGH-Z	ACTIVE
READ	L	L	H	Q	ACTIVE
WRITE or ERASE	X	L	L	D	ACTIVE

NOTE: X means don't care

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING
Voltage with respect to ground all other pins	$V_{IN,OUT}$	-2.0V to +7.0V
Voltage with respect to ground V_{CC}	V_{CC}	-2.0V to +7.0V
Storage Temperature	T_{STG}	-65°C to +125°C
Operating Temperature	T_A	-55°C to +125°C

w Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	TYP.	MAX
V_{CC} for $\pm 5\%$ device Supply Voltages	V_{CC}	4.75V		5.25V
V_{CC} for $\pm 10\%$ device Supply Voltages	V_{CC}	4.5V		5.5V
Ground	V_{SS}	0	0	0

DC AND OPERATING CHARACTERISTICS (0°C $\leq T_A \leq 70^\circ\text{C}$; $V_{CC} = 5V \pm 0.5V$)

PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	UNITS
Input Leakage Current	$V_{CC}=V_{CC\text{ max}}, V_{IN}= \text{GND to } V_{CC}$	I_{L1}		± 1.0	μA
Output Leakage Current	$V_{CC}=V_{CC\text{ max}}, V_{OUT}= \text{GND to } V_{CC}$	I_{L0}		± 1.0	μA
Output High Voltage	$I_{OH} = -2.5\text{mA}, V_{CC} = V_{CC\text{ min}}$	V_{OH}	2.4		V
Output Low Voltage	$I_{OL} = 12\text{mA}, V_{CC} = V_{CC\text{ min}}$	V_{OL}		0.45	V
V_{CC} Active Current for Read(1)	$/CE = V_{IL}, /OE = V_{IH}$	I_{CC1}		40	mA
V_{CC} Active Current for Program or Erase(2)	$/CE = V_{IL}, /OE = V_{IH}$	I_{CC2}		60	mA
V_{CC} Standby Current	$/CE = V_{IH}$	I_{CC3}		1.0	mA
Low V_{CC} Lock-Out Voltage		V_{LKO}	3.2	4.2	V

Notes:

1. The I_{CC} current listed is typically less than 2mA/MHz, with /OE at V_{IH} .
2. I_{CC} active while embedded algorithm (program or erase) is in progress
3. Maximum I_{CC} current specifications are tested with $V_{CC}=V_{CC\ max}$

ERASE AND PROGRAMMING PERFORMANCE

PARAMETER	LIMITS			UNIT	COMMENTS
	MIN.	TYP.	MAX.		
Sector Erase Time	-	1	8	sec	Excludes 00H programming prior to erasure
Byte Programming Time	-	7	300	μs	Excludes system-level overhead
Chip Programming Time	-	7.2	21.6	sec	Excludes system-level overhead

CAPACITANCE

PARAMETER SYMBOL	PARAMETER DESCRIPTION	TEST SETUP	MIN	MAX	UNIT
C_{IN}	Input Capacitance	$V_{IN} = 0$	6	7.5	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0$	8.5	12	pF
C_{IN2}	Control Pin Capacitance	$V_{IN} = 0$	7.5	9	pF

Notes : Test conditions $T_A = 25^\circ C$, $f=1.0\ MHz$.


AC CHARACTERISTICS

u Read Only Operations Characteristics

PARAMETER SYMBOLS		DESCRIPTION	TEST SETUP		-75	-90	UNIT
JEDEC	STANDARD						
t_{AVAV}	t_{RC}	Read Cycle Time		Min	70	90	ns
t_{AVQV}	t_{ACC}	Address to Output Delay	$/CE = V_{IL}$ $/OE = V_{IL}$	Max	70	90	ns
t_{ELQV}	t_{CE}	Chip Enable to Output Delay	$/OE = V_{IL}$	Max	70	90	ns
t_{GLQV}	t_{OE}	Chip Enable to Output Delay		Max	40	40	ns
t_{EHQZ}	t_{DF}	Chip Enable to Output High-Z		Max	20	20	ns
t_{GHQZ}	t_{DF}	Output Enable to Output High-Z		Max	20	20	ns
t_{AXQX}	t_{QH}	Output Hold Time From Addresses, /CE or /OE, Whichever Occurs First		Min	0	0	ns

TEST SPECIFICATIONS

TEST CONDITION	75	ALL OTHERS	UNIT
Output load	1TTL gate		
Output load capacitance, C_L (Including jig capacitance)	30	100	pF
Input rise and fall times	5	20	ns
Input pulse levels	0.0 - 3.0	0.45-2.4	V
Input timing measurement reference levels	1.5	0.8, 2.0	V
Output timing measurement reference levels	1.5	0.8, 2.0	V



Note : $C_L = 100\text{pF}$ including jig capacitance

u Erase/Program Operations

PARAMETER SYMBOLS		DESCRIPTION		-75	-90	UNIT
JEDEC	STANDARD					
t_{AVAV}	t_{WC}	Write Cycle Time	Min	70	90	ns
t_{AVWL}	t_{AS}	Address Setup Time	Min	0	0	ns
t_{WLAX}	t_{AH}	Address Hold Time	Min	40	45	ns
t_{DVWH}	t_{DS}	Data Setup Time	Min	40	45	ns
t_{WHDX}	t_{DH}	Data Hold Time	Min	0	0	ns
	t_{OES}	Output Enable Setup Time	Min	0	0	ns
t_{GHWL}	t_{GHWL}	Read Recover Time Before Write	Min	0	0	ns
t_{ELWL}	t_{CS}	/CE Setup Time	Min	0	0	ns
t_{WHEH}	t_{CH}	/CE Hold Time	Min	0	0	ns

t_{WLWH}	t_{WP}	Write Pulse Width	Min	40	45	ns
t_{WHWL}	t_{WPH}	Write Pulse Width High	Min	20	20	ns
t_{WHWH1}	t_{WHWH1}	Byte Programming Operation	Typ	7	7	μ s
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation (Note1)	Typ	1	1	sec
	t_{VCS}	Vcc set up time	Min	50	50	μ s

Notes :



1. This does not include the preprogramming time
2. This timing is only for Sector Protect operations

u Erase/Program Operations**Alternate /CE Controlled Writes**

PARAMETER SYMBOLS		DESCRIPTION		-75	-90	UNIT
JEDEC	STANDARD					
t_{AVAV}	t_{WC}	Write Cycle Time	Min	70	90	ns
t_{AVWL}	t_{AS}	Address Setup Time	Min	0	0	ns
t_{WLAX}	t_{AH}	Address Hold Time	Min	40	45	ns
t_{DVWH}	t_{DS}	Data Setup Time	Min	40	45	ns
t_{WHDX}	t_{DH}	Data Hold Time	Min	0	0	ns
	t_{OES}	Output Enable Setup Time	Min	0	0	ns
t_{GHWL}	t_{GHWL}	Read Recover Time Before Write	Min	0	0	ns
t_{ELWL}	t_{CS}	/CE Setup Time	Min	0	0	ns
t_{WHEH}	t_{CH}	/CE Hold Time	Min	0	0	ns
t_{WLWH}	t_{WP}	Write Pulse Width	Min	40	45	ns
t_{WHWL}	t_{WPH}	Write Pulse Width High	Min	20	20	ns
t_{WHWH1}	t_{WHWH1}	Byte Programming Operation	Typ	7	7	μ s
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation (Note1)	Typ	1	1	sec


Notes :

1. This does not include the preprogramming time
2. This timing is only for Sector Protect operations


u READ OPERATIONS TIMING**u RESET TIMING**

Reset Timings NOT during Embedded Algorithms


Reset Timings during Embedded Algorithms







u PROGRAM OPERATIONS TIMING




u CHIP/SECTOR ERASE OPERATION TIMINGS



u DATA# POLLING TIMES(DURING EMBEDDED ALGORITHMS)**u TOGGLE# BIT TIMINGS (DURING EMBEDDED ALGORITHMS)**

u SECTOR PROTECT UNPROTECT TIMEING DIAGRAM**u ALTERNATE CE# CONTROLLED WRITE OPERATING TIMINGS**

PACKAGE DIMENSIONS



ORDERING INFORMATION

Part Number	Density	Org.	Package	Component Number	Vcc	SPEED
HMF1M32M4GL-75	4MByte	1M×32bit	72Pin-SIMM	4EA	5.0V	75ns
HMF1M32M4GL-90	4MByte	1M×32bit	72Pin-SIMM	4EA	5.0V	90ns
HMF1M32M4GL-120	4MByte	1M×32bit	72Pin-SIMM	4EA	5.0V	120ns