



FLASH-ROM MODULE 4MByte (1M x 32-Bit), 72pin-SIMM, 5V
Part No. HMF1M32M8P

GENERAL DESCRIPTION

The HMF1M32M8P is a high-speed flash read only memory (FROM) module containing 1,048,576 words organized in a x32bit configuration. The module consists of eight 512K x 8 FROM mounted on a 72 -pin, single-sided, FR4-printed circuit board. Commands are written to the command register using standard microprocessor write timings.

Register contents serve as input to an internal state-machine, which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 12.0V flash or EPROM devices.

Eight chip enable inputs, (/CE_UU1, /CE_UM1, /CE_LM1, /CE_LL1, /CE_UU2, /CE_UM2, /CE_LM2, /CE_LL2) are used to enable the module's 4 bytes independently. Output enable (/OE) and write enable (/WE) can set the memory input and output. When FROM module is disable condition the module is becoming power standby mode, system designer can get low-power design. All module components may be powered from a single +5V DC power supply and all inputs and outputs are TTL-compatible.

FEATURES

- w Access time: 55, 70, 90 and 120ns
- w High-density 4MByte design
- w High-reliability, low-power design
- w Single + 5V $\pm$ 0.5V power supply
- w Easy memory expansion
- w All inputs and outputs are TTL-compatible
- w FR4-PCB design
- w Low profile 72-pin SIMM
- w Minimum 1,000,000 write/erase cycle
- w Sector erases architecture
- w Sector group protection
- w Temporary sector group unprotection

OPTIONS

w Timing

55ns access	-55
70ns access	-70
90ns access	-90
120ns access	-120

w Packages

72-pin SIMM	M
-------------	---

MARKING


PIN ASSIGNMENT

PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
1	Vss	25	Vcc	49	DQ17
2	A3	26	DQ8	50	DQ18
3	A2	27	DQ9	51	DQ22
4	A1	28	DQ10	52	DQ21
5	A0	29	/CE_LM2	53	DQ20
6	Vcc	30	Vcc	54	DQ19
7	A11	31	/CE_LM1	55	Vcc
8	/OE	32	DQ15	56	A15
9	A10	33	DQ14	57	A12
10	Vcc	34	DQ13	58	A7
11	/CE_LL2	35	DQ12	59	Vcc
12	/CE_LL1	36	DQ11	60	A8
13	DQ7	37	A18	61	A9
14	DQ0	38	A16	62	DQ24
15	DQ1	39	Vss	63	DQ25
16	DQ2	40	A6	64	DQ26
17	DQ6	41	Vcc	65	/CE_UU2
18	DQ5	42	A5	66	/CE_UU1
19	DQ4	43	A4	67	DQ31
20	DQ3	44	Vcc	68	DQ30
21	/WE	45	/CE_UM2	69	DQ29
22	A17	46	/CE_UM1	70	DQ28
23	A14	47	DQ23	71	DQ27
24	A13	48	DQ16	72	Vss

72-PIN SIMM

TOP VIEW

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	/OE	/CE	/WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
NOT SELECTED	H	L	H	HIGH-Z	ACTIVE
READ	L	L	H	Q	ACTIVE
WRITE or ERASE	X	L	L	D	ACTIVE

NOTE: X means don't care

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING
Voltage with respect to ground all other pins	$V_{IN,OUT}$	-2.0V to +7.0V
Voltage with respect to ground V_{CC}	V_{CC}	-2.0V to +7.0V
Storage Temperature	T_{STG}	-65°C to +125°C
Operating Temperature	T_A	-55°C to +125°C

w Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	TYP.	MAX
V_{CC} for $\pm 5\%$ device Supply Voltages	V_{CC}	4.75V		5.25V
V_{CC} for $\pm 10\%$ device Supply Voltages	V_{CC}	4.5V		5.5V
Ground	V_{SS}	0	0	0

DC AND OPERATING CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$; $V_{CC} = 5V \pm 0.5V$)

PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	UNITS
Input Leakage Current	$V_{CC}=V_{CC} \text{ max}, V_{IN}= \text{GND to } V_{CC}$	I_{L1}		± 1.0	μA
Output Leakage Current	$V_{CC}=V_{CC} \text{ max}, V_{OUT}= \text{GND to } V_{CC}$	I_{L0}		± 1.0	μA
Output High Voltage	$I_{OH} = -2.5\text{mA}, V_{CC} = V_{CC} \text{ min}$	V_{OH}	2.4		V
Output Low Voltage	$I_{OL} = 12\text{mA}, V_{CC} = V_{CC} \text{ min}$	V_{OL}		0.45	V
V_{CC} Active Current for Read(1)	$/CE = V_{IL}, /OE = V_{IH}$	I_{CC1}		12	mA
V_{CC} Active Current for Program or Erase(2)	$/CE = V_{IL}, /OE = V_{IH}$	I_{CC2}		40	mA
V_{CC} Standby Current	$/CE = V_{IH}$	I_{CC3}		1.0	mA
Low V_{CC} Lock-Out Voltage		V_{LKO}	3.2	4.2	V

Notes:

1. The I_{CC} current listed is typically less than 2mA/MHz, with $/OE$ at V_{IH} .
2. I_{CC} active while embedded algorithm (program or erase) is in progress
3. Maximum I_{CC} current specifications are tested with $V_{CC}=V_{CC} \text{ max}$

ERASE AND PROGRAMMING PERFORMANCE

PARAMETER	LIMITS			UNIT	COMMENTS
	MIN.	TYP.	MAX.		
Sector Erase Time	-	1	8	sec	Excludes 00H programming prior to erasure
Byte Programming Time	-	7	300	μs	Excludes system-level overhead
Chip Programming Time	-	3.6	10.8	sec	Excludes system-level overhead

CAPACITANCE

PARAMETER SYMBOL	PARAMETER DESCRIPTION	TEST SETUP	TYP.	MAX	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0	4	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0	8	12	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0	8	12	pF

Notes : Test conditions T_A = 25° C, f=1.0 MHz.

AC CHARACTERISTICS**u Read Only Operations Characteristics**

PARAMETER SYMBOLS		DESCRIPTION	TEST SETUP		-55	-90	UNIT
JEDEC	STANDARD						
t _{AVAV}	t _{RC}	Read Cycle Time		Min	55	90	ns
t _{AVQV}	t _{ACC}	Address to Output Delay	/CE = V _{IL} /OE = V _{IL}	Max	55	90	ns
t _{ELQV}	t _{CE}	Chip Enable to Output Delay	/OE = V _{IL}	Max	55	90	ns
t _{GLQV}	t _{OE}	Chip Enable to Output Delay		Max	30	35	ns
t _{EHQZ}	t _{DF}	Chip Enable to Output High-Z		Max	18	20	ns
t _{GHQZ}	t _{DF}	Output Enable to Output High-Z		Max	18	20	ns
t _{AXQX}	t _{QH}	Output Hold Time From Addresses, /CE or /OE, Whichever Occurs First		Min	0	0	ns

Notes : Test Conditions : Output Load : 1TTL gate and Output Load Capacitance 100 pF, in case of 55ns-30pF


Input rise and fall times : 5 ns, In case of 55ns-5ns

Input pulse levels : 0.45V to 2.4V, In case of 55ns- 0.0V-3.0V

Timing measurement reference level

Input : 0.8V, In case of 55ns-1.5V

Output : 2.0V, In case of 55ns-1.5V



Note : $C_L = 100\text{pF}$ including jig capacitance

u Erase/Program Operations

PARAMETER SYMBOLS		DESCRIPTION		-55	-90	UNIT
JEDEC	STANDARD					
t_{AVAV}	t_{WC}	Write Cycle Time	Min	55	90	ns
t_{AVWL}	t_{AS}	Address Setup Time	Min	0	0	ns
t_{WLAX}	t_{AH}	Address Hold Time	Min	40	45	ns
t_{DVWH}	t_{DS}	Data Setup Time	Min	25	45	ns
t_{WHDx}	t_{DH}	Data Hold Time	Min	0	0	ns
	t_{OES}	Output Enable Setup Time	Min	0	0	ns
t_{GHWL}	t_{GHWL}	Read Recover Time Before Write	Min	0	0	ns
t_{ELWL}	t_{CS}	/CE Setup Time	Min	0	0	ns
t_{WHEH}	t_{CH}	/CE Hold Time	Min	0	0	ns
t_{WLWH}	t_{WP}	Write Pulse Width	Min	30	45	ns
t_{WHWL}	t_{WPH}	Write Pulse Width High	Min	20	20	ns
t_{WHWH1}	t_{WHWH1}	Byte Programming Operation	Typ	7	7	μs
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation (Note1)	Typ	1	1	sec
	t_{VCS}	Vcc set up time	Min	50	50	μs



Notes :

1. This does not include the preprogramming time
2. This timing is only for Sector Protect operations

u Erase/Program Operations**Alternate /CE Controlled Writes**


PARAMETER SYMBOLS		DESCRIPTION		-55	-90	UNIT
JEDEC	STANDARD					
t_{AVAV}	t_{WC}	Write Cycle Time	Min	55	90	ns
t_{AVEL}	t_{AS}	Address Setup Time	Min	0	0	ns
t_{ELAX}	t_{AH}	Address Hold Time	Min	40	45	ns
t_{DVEH}	t_{DS}	Data Setup Time	Min	25	45	ns
t_{EHDX}	t_{DH}	Data Hold Time	Min	0	0	ns
	t_{OES}	Output Enable Setup Time	Min	0	0	ns
t_{GHLEL}	t_{GHLEL}	Read Recover Time Before Write	Min	0	0	ns
t_{WLEL}	t_{WS}	/WE Setup Time	Min	0	0	ns
t_{EHWLH}	t_{WH}	/WE Hold Time	Min	0	0	ns
t_{ELEH}	t_{CP}	/CE Pulse Width	Min	30	45	ns
t_{EHEL}	t_{CPH}	/CE Pulse Width High	Min	20	20	ns
t_{WHWH1}	t_{WHWH1}	Byte Programming Operation	Typ	7	7	μ s
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation (Note)	Typ	1	1	sec

Notes : This does not include the preprogramming time.


u READ OPERATIONS TIMING**u RESET TIMING**

Reset Timings NOT during Embedded Algorithms


Reset Timings during Embedded Algorithms





u PROGRAM OPERATIONS TIMING



u CHIP/SECTOR ERASE OPERATION TIMINGS



u DATA# POLLING TIMES(DURING EMBEDDED ALGORITHMS)**u TOGGLE# BIT TIMINGS (DURING EMBEDDED ALGORITHMS)**

The timing diagram illustrates the sequence of signals for Sector Protect/Unprotect and Verify operations. The signals shown are RESET#, SA, A6, A1, A0, Data, CE#, WE#, and OE#.

- RESET#**: A dashed line indicates the high-level voltage levels V_{IH} and V_{IP} . The signal transitions from low to high.
- SA, A6, A1, A0**: Address lines. The diagram shows two valid address periods, each labeled "Valid*".
- Data**: Data lines. The diagram shows two data periods: "Sector Protect/Unprotect" (containing the value "60h") and "Verify" (containing the value "40h"). The "Verify" period is followed by a "Status" period.
- CE#**: Chip Enable. The signal is active-low. A pulse width of $1\ \mu s$ is indicated. The duration of the "Sector Protect: 150 μs " and "Sector Unprotect: 15 ms" is also shown.
- WE#**: Write Enable. The signal is active-low. It is shown during the "Sector Protect/Unprotect" and "Verify" periods.
- OE#**: Output Enable. The signal is active-low. It is shown during the "Status" period.

Timing diagram for the 28C64 16Kbit EPROM. The diagram illustrates the relationship between various signals and timing parameters during program and erase operations.

Signals:

- Addresses:** Shows the sequence of addresses used for programming and erasing. Key addresses include 555 for program, 2AA for erase, PA for program, SA for sector erase, and 555 for chip erase.
- WE# (Write Enable):** Active low signal that enables writing to the device.
- OE# (Output Enable):** Active low signal that enables data output from the device.
- CE# (Chip Enable):** Active low signal that enables the device.
- Data:** The data bus, showing Data# Polling and Data# signals.
- RESET#:** Active low signal that resets the device.
- RY/BY#:** Ready/Busy signal, active low.



Timing Parameters:

- t_{WC} : Write Cycle time.
- t_{AS} : Access Strobe time.
- t_{AH} : Access Hold time.
- t_{WH} : Write Hold time.
- t_{GHEL} : Gate High Enable Latency.
- t_{CP} : Chip Pulse time.
- t_{WS} : Write Strobe time.
- t_{CPH} : Chip Pulse High time.
- t_{DS} : Data Strobe time.
- t_{DH} : Data Hold time.
- t_{RH} : Read Hold time.
- t_{BUSY} : Busy time.
- $t_{WHWH1 \text{ or } 2}$: Write Hold to Write Hold time.
- $t_{DQ7\#}$: Data Out 7 time.
- t_{DOUT} : Data Out time.

Operations:

- Program:** 555 for program, PA for program.
- Erase:** 2AA for erase, SA for sector erase, 555 for chip erase.
- Data# Polling:** Used to check the status of the device during programming and erasing.

PACKAGE DIMENSIONS



(Solder & Gold Plating)

ORDERING INFORMATION

Part Number	Density	Org.	Package	Component Number	Vcc	SPEED
HMF1M32M8P-55	4MByte	1M×32bit	72pin-SIMM	8EA	5.0V	55ns
HMF1M32M8P-70	4MByte	1M×32bit	72pin-SIMM	8EA	5.0V	70ns
HMF1M32M8P-90	4MByte	1M×32bit	72pin-SIMM	8EA	5.0V	90ns
HMF1M32M8P-120	4MByte	1M×32bit	72pin-SIMM	8EA	5.0V	120ns