

NTLJS3113P

Power MOSFET

–20 V, –7.7 A, μ Cool™ Single P-Channel, 2x2 mm, WDFN Package

Features

- WDFN Package Provides Exposed Drain Pad for Excellent Thermal Conduction
- 2x2 mm Footprint Same as SC–88 Package
- Lowest $R_{DS(on)}$ Solution in 2x2 mm Package
- 1.5 V $R_{DS(on)}$ Rating for Operation at Low Voltage Logic Level Gate Drive
- Low Profile (< 0.8 mm) for Easy Fit in Thin Environments
- This is a Pb–Free Device

Applications

- DC–DC Converters (Buck and Boost Circuits)
- Optimized for Battery and Load Management Applications in Portable Equipment such as, Cell Phones, PDA's, Media Players, etc.
- High Side Load Switch

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Parameter		Symbol	Value	Unit
Drain-to–Source Voltage		V_{DS}	–20	V
Gate-to–Source Voltage		V_{GS}	± 8.0	V
Continuous Drain Current (Note 1)	Steady State	I_D	$T_A = 25^\circ\text{C}$	A
			$T_A = 85^\circ\text{C}$	
	$t \leq 5 \text{ s}$		$T_A = 25^\circ\text{C}$	
Power Dissipation (Note 1)	Steady State	P_D	$T_A = 25^\circ\text{C}$	W
	$t \leq 5 \text{ s}$			
Continuous Drain Current (Note 2)	Steady State	I_D	$T_A = 25^\circ\text{C}$	A
			$T_A = 85^\circ\text{C}$	
Power Dissipation (Note 2)	Steady State	P_D	$T_A = 25^\circ\text{C}$	W
Pulsed Drain Current	$t_p = 10 \mu\text{s}$	I_{DM}	–23	A
Operating Junction and Storage Temperature		T_J, T_{STG}	–55 to 150	$^\circ\text{C}$
Source Current (Body Diode) (Note 2)		I_S	–2.8	A
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		T_L	260	$^\circ\text{C}$

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
2. Surface Mounted on FR4 Board using the minimum recommended pad size, (30 mm², 2 oz Cu).




ON Semiconductor®

<http://onsemi.com>

$V_{(BR)DS}$	$R_{DS(on)}$ MAX	I_D MAX (Note 1)
–20 V	40 m Ω @ –4.5 V	–7.7 A
	50 m Ω @ –2.5 V	
	75 m Ω @ –1.8 V	
	200 m Ω @ –1.5 V	



P-CHANNEL MOSFET




MARKING DIAGRAM

WDFN6
CASE 506AP

1	6
2	5
3	4

J8 = Specific Device Code
M = Date Code
■ = Pb–Free Package
(Note: Microdot may be in either location)

PIN CONNECTIONS



(Top View)

ORDERING INFORMATION

Device	Package	Shipping†
NTLJS3113PT1G	WDFN6 (Pb–Free)	3000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient – Steady State (Note 3)	$R_{\theta JA}$	65	°C/W
Junction-to-Ambient – $t \leq 5$ s (Note 3)	$R_{\theta JA}$	38	
Junction-to-Ambient – Steady State Min Pad (Note 4)	$R_{\theta JA}$	180	

3. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
4. Surface Mounted on FR4 Board using the minimum recommended pad size (30 mm², 2 oz Cu).

MOSFET ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
-----------	--------	-----------------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0\text{ V}, I_D = -250\text{ }\mu\text{A}$	-20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	$V_{(BR)DSS}/T_J$	$I_D = -250\text{ }\mu\text{A}$, Ref to 25°C		-10.1		mV/°C
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -16\text{ V}, V_{GS} = 0\text{ V}$	$T_J = 25^\circ\text{C}$		-1.0	μA
			$T_J = 85^\circ\text{C}$		-10	
Gate-to-Source Leakage Current	I_{GSS}	$V_{DS} = 0\text{ V}, V_{GS} = \pm 8.0\text{ V}$			± 1.0	μA

ON CHARACTERISTICS (Note 5)

Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = -250\text{ }\mu\text{A}$	-0.45	-0.67	-1.0	V
Negative Gate Threshold Temperature Coefficient	$V_{GS(TH)}/T_J$			2.68		mV/°C
Drain-to-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = -4.5\text{ V}, I_D = -3.0\text{ A}$		32	40	m Ω
		$V_{GS} = -2.5\text{ V}, I_D = -3.0\text{ A}$		44	50	
		$V_{GS} = -1.8\text{ V}, I_D = -2.0\text{ A}$		67	75	
		$V_{GS} = -1.5\text{ V}, I_D = -1.8\text{ A}$		90	200	
Forward Transconductance	g_{FS}	$V_{DS} = -16\text{ V}, I_D = -3.0\text{ A}$		5.9		S

CHARGES, CAPACITANCES AND GATE RESISTANCE

Input Capacitance	C_{ISS}	$V_{GS} = 0\text{ V}, f = 1.0\text{ MHz}, V_{DS} = -16\text{ V}$		1329		pF
Output Capacitance	C_{OSS}			213		
Reverse Transfer Capacitance	C_{RSS}			120		
Total Gate Charge	$Q_{G(TOT)}$	$V_{GS} = -4.5\text{ V}, V_{DS} = -16\text{ V}, I_D = -3.0\text{ A}$		13	15.7	nC
Threshold Gate Charge	$Q_{G(TH)}$			1.5		
Gate-to-Source Charge	Q_{GS}			2.2		
Gate-to-Drain Charge	Q_{GD}			2.9		
Gate Resistance	R_G			14.4		Ω

SWITCHING CHARACTERISTICS (Note 6)

Turn-On Delay Time	$t_{d(ON)}$	$V_{GS} = -4.5\text{ V}, V_{DD} = -10\text{ V}, I_D = -3.0\text{ A}, R_G = 3.0\text{ }\Omega$		6.9		ns
Rise Time	t_r			17.5		
Turn-Off Delay Time	$t_{d(OFF)}$			60		
Fall Time	t_f			56.5		

DRAIN-SOURCE DIODE CHARACTERISTICS

Forward Recovery Voltage	V_{SD}	$V_{GS} = 0\text{ V}, I_S = -1.0\text{ A}$	$T_J = 25^\circ\text{C}$	-0.78	-1.2	V
			$T_J = 125^\circ\text{C}$	-0.67		
Reverse Recovery Time	t_{RR}	$V_{GS} = 0\text{ V}, dI_S/dt = 100\text{ A}/\mu\text{s}, I_S = -1.0\text{ A}$		70.8	106	ns
Charge Time	t_a			14.3		
Discharge Time	t_b			56.4		
Reverse Recovery Time	Q_{RR}			44		nC

5. Pulse Test: Pulse Width $\leq 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2\%$.
6. Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES ($T_J = 25^\circ\text{C}$ unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

TYPICAL PERFORMANCE CURVES ($T_J = 25^\circ\text{C}$ unless otherwise noted)




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

TYPICAL PERFORMANCE CURVES ($T_J = 25^\circ\text{C}$ unless otherwise noted)




Figure 12. Thermal Response

