72Mb M-die DDRII SRAM Specification

165 FBGA with Pb & Pb-Free (RoHS compliant)

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

- 1. For updates or additional information about Samsung products, contact your nearest Samsung office.
- 2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure couldresult in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.
 - * Samsung Electronics reserves the right to change products or specification without notice.



Document Title

2Mx36-bit, 4Mx18-bit DDRII CIO b2 SRAM

Revision History

| Rev. No. | <u>History</u> | Draft Date | <u>Remark</u> |
|----------|-----------------------------------------------------------------------------------------------------------------------------------|---------------|---------------|
| 0.0 | 1. Initial document. | Mar. 9, 2003 | Advance |
| 0.1 | Correct the JTAG ID register definition Correct the AC timing parameter (delete the tKHKH Max value) | Mar. 20, 2003 | Preliminary |
| 0.2 | 1. Add the Power-on Sequence specification | Aug. 16, 2004 | Preliminary |
| 0.3 | 1. Correct the pin name table | Oct. 18, 2004 | Preliminary |
| 0.4 | 1. Update the power consumption (Icc & Isb) | May. 17, 2005 | Preliminary |
| 1.0 | 1. Finalize the datasheet | Aug. 2, 2005 | Final |

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



2Mx36-bit, 4Mx18-bit DDRII CIO b2 SRAM

FEATURES


- 1.8V+0.1V/-0.1V Power Supply.
- DLL circuitry for wide output data valid window and future frequency scaling.
- I/O Supply Voltage 1.5V+0.1V/-0.1V for 1.5V I/O, 1.8V+0.1V/-0.1V for 1.8V I/O.
- Pipelined, double-data rate operation.
- Common data input/output bus .
- HSTL I/O
- Full data coherency, providing most current data.
- Synchronous pipeline read with self timed late write.
- Registered address, control and data input/output.
- DDR(Double Data Rate) Interface on read and write ports.
- Fixed 2-bit burst for both read and write operation.
- Clock-stop supports to reduce current.
- Two input clocks(K and K) for accurate DDR timing at clock rising edges only.
- Two input clocks for output data(C and C) to minimize clock-skew and flight-time mismatches.
- Two echo clocks (CQ and CQ) to enhance output data traceability.
- Single address bus.
- Byte write function.
- Simple depth expansion with no data contention.
- Programmable output impedance.
- JTAG 1149.1 compatible test access port.
- 165FBGA(11x15 ball aray FBGA) with body size of 15x17mm & Lead Free

| Org. | Part Number | Cycle Time | Access Time | Unit |
|------|-----------------------|---------------|----------------|------|
| | K7I643682M-F(E)C(I)30 | 3.3 | 0.45 | ns |
| X36 | K7I643682M-F(E)C(I)25 | 4.0 | 0.45 | ns |
| | K7I643682M-F(E)C(I)20 | 5.0 | 0.45 | ns |
| | K7I643682M-F(E)C(I)16 | 6.0 | 0.50 | ns |
| | K7I641882M-F(E)C(I)30 | 3.3 | 0.45 | ns |
| X18 | K7I641882M-F(E)C(I)25 | 4.0 | 0.45 | ns |
| | K7I641882M-F(E)C(I)20 | 5.0 | 0.45 | ns |
| | K7I641882M-F(E)C(I)16 | 6.0 | 0.50 | ns |

* E : Lead Free Package

* I : Industrial Temperature

FUNCTIONAL BLOCK DIAGRAM



Notes: 1. Numbers in () are for x18 device.



PIN CONFIGURATIONS (TOP VIEW) K7I643682M(2Mx36)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|---|------|---------|------|------|-----------------|-----|-----------------|------|------|------|------|
| Α | CQ | Vss/SA* | SA | R/W | BW ₂ | K | BW ₁ | LD | SA | SA | CQ |
| В | NC | DQ27 | DQ18 | SA | BW ₃ | K | BW ₀ | SA | NC | NC | DQ8 |
| С | NC | NC | DQ28 | Vss | SA | SA0 | SA | Vss | NC | DQ17 | DQ7 |
| D | NC | DQ29 | DQ19 | Vss | Vss | Vss | Vss | Vss | NC | NC | DQ16 |
| Е | NC | NC | DQ20 | Vddq | Vss | Vss | Vss | Vddq | NC | DQ15 | DQ6 |
| F | NC | DQ30 | DQ21 | Vddq | Vdd | Vss | Vdd | Vddq | NC | NC | DQ5 |
| G | NC | DQ31 | DQ22 | Vddq | Vdd | Vss | Vdd | VDDQ | NC | NC | DQ14 |
| Н | Doff | VREF | Vddq | Vddq | Vdd | Vss | Vdd | VDDQ | Vddq | VREF | ZQ |
| J | NC | NC | DQ32 | Vddq | Vdd | Vss | Vdd | VDDQ | NC | DQ13 | DQ4 |
| K | NC | NC | DQ23 | Vddq | Vdd | Vss | Vdd | VDDQ | NC | DQ12 | DQ3 |
| L | NC | DQ33 | DQ24 | Vddq | Vss | Vss | Vss | VDDQ | NC | NC | DQ2 |
| М | NC | NC | DQ34 | Vss | Vss | Vss | Vss | Vss | NC | DQ11 | DQ1 |
| N | NC | DQ35 | DQ25 | Vss | SA | SA | SA | Vss | NC | NC | DQ10 |
| Р | NC | NC | DQ26 | SA | SA | С | SA | SA | NC | DQ9 | DQ0 |
| R | TDO | TCK | SA | SA | SA | C | SA | SA | SA | TMS | TDI |

Notes: 1. * Checked No Connect(NC) pins are reserved for higher density address, i.e. 2A for 144Mb.

2. BWo controls write to DQ0:DQ8, BWo controls write to DQ9:DQ17, BWo controls write to DQ18:DQ26 and BWo controls write to DQ27:DQ35.

PIN NAME

| SYMBOL | PIN NUMBERS | DESCRIPTION | NOTE |
|-------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------|------|
| K, K | 6B, 6A | Input Clock | |
| C, C | 6P, 6R | Input Clock for Output Data | 1 |
| CQ, CQ | 11A, 1A | Output Echo Clock | |
| Doff | 1H | DLL Disable when low | |
| SA0 | 6C | Burst Count Address Inputs | |
| SA | 3A,9A,10A,4B,8B,5C,7C,5N-7N,4P,5P,7P,8P,3R-5R,7R-9R | Address Inputs | |
| DQ0-35 | 2B,3B,11B,3C,10C,11C,2D,3D,11D,3E,10E,11E,2F,3F 11F,2G,3G,11G,3J,10J,11J,3K,10K,11K,2L,3L,11L 3M,10M,11M,2N,3N,11N,3P,10P,11P | Data Inputs Outputs | |
| R/W | 4A | Read, Write Control Pin, Read active when high | |
| LD | 8A | Synchronous Load Pin, bus Cycle sequence is to be defined when low | |
| \overline{BW}_0 , \overline{BW}_1 , \overline{BW}_2 , \overline{BW}_3 | 7B,7A,5A,5B | Block Write Control Pin,active when low | |
| VREF | 2H,10H | Input Reference Voltage | |
| ZQ | 11H | Output Driver Impedance Control Input | 2 |
| Vdd | 5F,7F,5G,7G,5H,7H,5J,7J,5K,7K | Power Supply (1.8 V) | |
| Vddq | 4E,8E,4F,8F,4G,8G,3H,4H,8H,9H,4J,8J,4K,8K,4L,8L | Output Power Supply (1.5V or 1.8V) | |
| Vss | 2A,4C,8C,4D-8D,5E-7E,6F,6G,6H,6J,6K,5L-7L, 4M-8M,4N,8N | Ground | |
| TMS | 10R | JTAG Test Mode Select | |
| TDI | 11R | JTAG Test Data Input | |
| TCK | 2R | JTAG Test Clock | |
| TDO | 1R | JTAG Test Data Output | |
| NC | 1B,9B,10B,1C,2C,9C,1D,9D,10D,1E,2E,9E, 1F,9F,10F,1G,9G,10G,1J,2J,9J,1K,2K,9K 1L,9L,10L,1M,2M,9M,1N,9N,10N,1P,2P,9P | No Connect | 3 |

Notes: 1. C, \overline{C} , K or \overline{K} cannot be set to VREF voltage.

^{3.} Not connected to chip pad internally.



^{2.} When ZQ pin is directly connected to Vpp output impedance is set to minimum value and it cannot be connected to ground or left unconnected.

PIN CONFIGURATIONS (TOP VIEW) K7I641882M(4Mx18)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|---|------|------|------|------|-----------------|-----|-----------------|------|------|------|-----|
| Α | CQ | SA | SA | R/W | BW ₁ | K | NC | LD | SA | SA | CQ |
| В | NC | DQ9 | NC | SA | NC | K | BW ₀ | SA | NC | NC | DQ8 |
| С | NC | NC | NC | Vss | SA | SA0 | SA | Vss | NC | DQ7 | NC |
| D | NC | NC | DQ10 | Vss | Vss | Vss | Vss | Vss | NC | NC | NC |
| E | NC | NC | DQ11 | VDDQ | Vss | Vss | Vss | Vddq | NC | NC | DQ6 |
| F | NC | DQ12 | NC | Vddq | VDD | Vss | VDD | Vddq | NC | NC | DQ5 |
| G | NC | NC | DQ13 | Vddq | VDD | Vss | VDD | Vddq | NC | NC | NC |
| Н | Doff | VREF | VDDQ | VDDQ | Vdd | Vss | Vdd | Vddq | Vddq | VREF | ZQ |
| J | NC | NC | NC | VDDQ | Vdd | Vss | Vdd | Vddq | NC | DQ4 | NC |
| K | NC | NC | DQ14 | VDDQ | Vdd | Vss | Vdd | Vddq | NC | NC | DQ3 |
| L | NC | DQ15 | NC | Vddq | Vss | Vss | Vss | Vddq | NC | NC | DQ2 |
| М | NC | NC | NC | Vss | Vss | Vss | Vss | Vss | NC | DQ1 | NC |
| N | NC | NC | DQ16 | Vss | SA | SA | SA | Vss | NC | NC | NC |
| Р | NC | NC | DQ17 | SA | SA | С | SA | SA | NC | NC | DQ0 |
| R | TDO | TCK | SA | SA | SA | C | SA | SA | SA | TMS | TDI |

Notes: 1. $\overline{BW_0}$ controls write to DQ0:DQ8 and $\overline{BW_1}$ controls write to DQ9:DQ17.

PIN NAME

| SYMBOL | PIN NUMBERS | DESCRIPTION | NOTE |
|-----------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------|------|
| K, K | 6B, 6A | Input Clock | |
| C, C | 6P, 6R | Input Clock for Output Data | 1 |
| CQ, \overline{CQ} | 11A, 1A | Output Echo Clock | |
| Doff | 1H | DLL Disable when low | |
| SA0 | 6C | Burst Count Address Inputs | |
| SA | 2A,3A,9A,10A,4B,8B,5C,7C,5N-7N,4P,5P,7P,8P,3R-5R,7R-9R | Address Inputs | |
| DQ0-17 | 2B,11B,10C,3D,3E,11E,2F,11F,3G,10J,3K,11K,2L,11L 10M,3N,3P,11P | Data Inputs Outputs | |
| R/W | 4A | Read, Write Control Pin, Read active when high | |
| LD | 8A | Synchronous Load Pin, bus Cycle sequence is to be defined when low | |
| BW ₀ , BW ₁ | 7B, 5A | Block Write Control Pin,active when low | |
| VREF | 2H,10H | Input Reference Voltage | |
| ZQ | 11H | Output Driver Impedance Control Input | 2 |
| VDD | 5F,7F,5G,7G,5H,7H,5J,7J,5K,7K | Power Supply (1.8 V) | |
| VDDQ | 4E,8E,4F,8F,4G,8G,3H,4H,8H,9H,4J,8J,4K,8K,4L,8L | Output Power Supply (1.5V or 1.8V) | |
| Vss | 4C,8C,4D-8D,5E-7E,6F,6G,6H,6J,6K,5L-7L,4M-8M,4N,8N | Ground | |
| TMS | 10R | JTAG Test Mode Select | |
| TDI | 11R | JTAG Test Data Input | |
| TCK | 2R | JTAG Test Clock | |
| TDO | 1R | JTAG Test Data Output | |
| NC | 7A,1B,3B,5B,9B,10B,1C,2C,3C,9C,11C,1D,2D,9D,10D,11D 1E,2E,9E,10E,1F,3F,9F,10F,1G,2G,9G,10G,11G 1J,2J,3J,9J,11J,1K,2K,9K,10K,1L,3L,9L,10L 1M,2M,3M,9M,11M,1N,2N,9N,10N,11N,1P,2P,9P,10P | No Connect | 3 |

Notes: 1. C, \overline{C} , K or \overline{K} cannot be set to VREF voltage.

^{3.} Not connected to chip pad internally.



^{2.} When ZQ pin is directly connected to VDD output impedance is set to minimum value and it cannot be connected to ground or left unconnected.

GENERAL DESCRIPTION

The K7I643682M and K7I641882M are 75,497,472-bits DDR Common I/O Synchronous Pipelined Burst SRAMs.

They are organized as 2,097,152 words by 36bits for K7I643682M and 4,194,304 words by 18 bits for K7I641882M.

Address, data inputs, and all control signals are synchronized to the input clock (K or \overline{K}).

Normally data outputs are synchronized to output clocks (C and \overline{C}), but when C and \overline{C} are tied high,

the data outputs are synchronized to the input clocks (K and \overline{K}).

Read data are referenced to echo clock (CQ or CQ) outputs.

Read address and write address are registered on rising edges of the input K clocks.

Common address bus is used to access address both for read and write operations.

The internal burst counter is fiexd to 2-bit sequential for both read and write operations.

Synchronous pipeline read and late write enable high speed operations.

Simple depth expansion is accomplished by using \overline{LD} for port selection.

Byte write operation is supported with \overline{BW}_0 and \overline{BW}_1 (\overline{BW}_2 and \overline{BW}_3) pins for x18 (x36) device.

IEEE 1149.1 serial boundary scan (JTAG) simplifies monitoriing package pads attachment status with system.

The K7I643682M and K7I641882M are implemented with SAMSUNG's high performance 6T CMOS technology and is available in 165pin FBGA packages. Multiple power and ground pins minimize ground bounce.

Read Operations

Read cycles are initiated by initiating R/\overline{W} as high at the rising edge of the positive input clock K.

Address is presented and stored in the read address register synchronized with K clock.

For 2-bit burst DDR operation, it will access two 36-bit or 18-bit data words with each read command.

The first pipelined data is transfered out of the device triggered by \overline{C} clock following next \overline{K} clock rising edge.

Next burst data is triggered by the rising edge of following C clock rising edge.

Continuous read operations are initated with K clock rising edge.

And pipelined data are transferred out of device on every rising edge of both C and \overline{C} clocks.

In case C and \overline{C} tied to high, output data are triggered by K and \overline{K} insted of C and \overline{C} .

When the \overline{LD} is disabled after a read operation, the K7I643682M and K7I641882M will first complete

burst read operation before entering into deselect mode at the next K clock rising edge.

Then output drivers disabled automatically to high impedance state.

Write Operations

Write cycles are initiated by activating R/\overline{W} as low at the rising edge of the positive input clock K.

Address is presented and stored in the write address register synchronized with next K clock.

For 2-bit burst DDR operation, it will write two 36-bit or 18-bit data words with each write command.

The first "late writed" data is transferred and registered in to the device synchronous with next K clock rising edge.

Next burst data is transfered and registered synchronous with following $\overline{\mathsf{K}}$ clock rising edge.

Continuous write operations are initated with K rising edge.

And "late writed" data is presented to the device on every rising edge of both K and \overline{K} clocks.

When the $\overline{\text{LD}}$ is disabled, the K7I643682M and K7I641882M will enter into deselect mode.

The device disregards input data presented on the same cycle \overline{W} disabled.

The K7I643682M and K7I641882M support byte write operations.

With activating $\overline{BW_0}$ or $\overline{BW_1}$ ($\overline{BW_2}$ or $\overline{BW_3}$) in write cycle, only one byte of input data is presented.

In K7I641882M, BWo controls write operation to D0:D8, BW1 controls write operation to D9:D17.

And in K7I643682M \overline{BW}_2 controls write operation to D18:D26, \overline{BW}_3 controls write operation to D27:D35.

Single Clock Mode

K7I643682M and K7I641882M can be operated with the single clock pair K and \overline{K} , insted of C or \overline{C} for output clocks.

To operate these devices in single clock mode, C and \overline{C} must be tied high during power up and must be maintained high during operation.

After power up, this device can't change to or from single clock mode.

System flight time and clock skew could not be compensated in this mode.



Depth Expansion

Separate input and output ports enables easy depth expansion.

Each port can be selected and deselected independently and read and write operation do not affect each other.

Before chip deselected, all read and write pending operations are completed.

Programmable Impedance Output Buffer Operation

The designer can program the SRAM's output buffer impedance by terminating the ZQ pin to Vss through a precision resistor(RQ).

The value of RQ (within 15%) is five times the output impedance desired.

For example, 250Ω resistor will give an output impedance of 50Ω .

Impedance updates occur early in cycles that do not activate the outputs, such as deselect cycles.

In all cases impedance updates are transparent to the user and do not produce access time "push-outs" or other anomalous behavior in the SRAM.

There are no power up requirements for the SRAM. However, to guarantee optimum output driver impedance after power up, the SRAM needs 1024 non-read cycles.

Echo clock operation

To assure the output tracibility, the SRAM provides the output Echo clock, pair of compliment clock CQ and \overline{CQ} , which are synchronized with internal data output.

Echo clocks run free during normal operation.

The Echo clock is triggered by internal output clock signal, and transfered to external through same structures as output driver.

Clock Consideration

K7I643682M and K7I641882M utilizes internal DLL(Delay-Locked Loops) for maximum output data valid window. It can be placed into a stopped-clock state to minimize power with a modest restart time of 1024 clock cycles. Circuitry automatically resets the DLL when absence of input clock is detected.

Power-Up/Power-Down Supply Voltage Sequencing

The following power-up supply voltage application is recommended: Vss, Vdd, Vdd, VREF, then Vin. Vdd and Vddq can be applied simultaneously, as long as Vddq does not exceed Vdd by more than 0.5V during power-up. The following power-down supply voltage removal sequence is recommended: Vin, VREF, Vddq, Vdd, Vdd, Vdd and Vddq can be removed simultaneously, as long as Vddq does not exceed Vdd by more than 0.5V during power-down.



TRUTH TABLES

SYNCHRONOUS TRUTH TABLE

| K | LD | R/W | Q | | OPERATION | |
|---------|----|-----|----------------|----------------|--------------|--|
| , , | | | Q(A0) Q(A1) | | OPERATION | |
| Stopped | Х | Х | Previous state | Previous state | Clock Stop | |
| 1 | Н | Х | High-Z | High-Z | No Operation | |
| 1 | L | Н | Qou⊤ at C(t+1) | Qout at C(t+2) | Read | |
| 1 | L | L | Din at K(t+1) | Din at K(t+1) | Write | |

Notes: 1. X means "Don't Care".

- 2. The rising edge of clock is symbolized by (\uparrow).
- 3. Before enter into clock stop status, all pending read and write operations will be completed.

WRITE TRUTH TABLE(x18)

| К | K | BW ₀ | BW ₁ | OPERATION |
|------------|----------|-----------------|-----------------|------------------------|
| 1 | | L | L | WRITE ALL BYTEs (K↑) |
| | 1 | L | L | WRITE ALL BYTEs (K↑) |
| 1 | | L | Н | WRITE BYTE 0 (K↑) |
| | ↑ | L | Н | WRITE BYTE 0 (K↑) |
| \uparrow | | Н | L | WRITE BYTE 1 (K↑) |
| | 1 | Н | L | WRITE BYTE 1 (K↑) |
| \uparrow | | Н | Н | WRITE NOTHING (K↑) |
| | 1 | Н | Н | WRITE NOTHING (K↑) |

Notes: 1. X means "Don't Care".

- 2. All inputs in this table must meet setup and hold time around the rising edge of input clock K or \overline{K} (\uparrow).
- 3. Assumes a WRITE cycle was initiated.
- 4. This table illustates operation for x18 devices.

WRITE TRUTH TABLE(x36)

| K | ĸ | BW ₀ | BW ₁ | BW ₂ | BW ₃ | OPERATION |
|---|---|-----------------|-----------------|-----------------|-----------------|--------------------------------|
| 1 | | L | L | L | L | WRITE ALL BYTEs (K↑) |
| | 1 | L | L | L | L | WRITE ALL BYTEs (K↑) |
| 1 | | L | Н | Н | Н | WRITE BYTE 0 (K↑) |
| | 1 | L | Н | Н | Н | WRITE BYTE 0 (K↑) |
| 1 | | Н | الــ | Н | Н | WRITE BYTE 1 (K↑) |
| | 1 | Н | L | Н | Н | WRITE BYTE 1 (K↑) |
| 1 | | Н | Н | L | L | WRITE BYTE 2 and BYTE 3 (K↑) |
| | 1 | Н | Н | L | L | WRITE BYTE 2 and BYTE 3 (K↑) |
| 1 | | Н | Н | Н | Н | WRITE NOTHING (K↑) |
| | 1 | Н | Н | Н | Н | WRITE NOTHING (K↑) |

Notes: 1. X means "Don't Care".

- 2. All inputs in this table must meet setup and hold time around the rising edge of input clock K or \overline{K} (\uparrow).
- 3. Assumes a WRITE cycle was initiated.

ABSOLUTE MAXIMUM RATINGS*

| PARAMETER | SYMBOL | RATING | UNIT |
|-------------------------------------------------|--------|---------------------|------|
| Voltage on VDD Supply Relative to Vss | VDD | -0.5 to 2.9 | V |
| Voltage on VDDQ Supply Relative to Vss | VDDQ | -0.5 to VDD | V |
| Voltage on Input Pin Relative to Vss | Vin | -0.5 to VDD+0.3 | V |
| Storage Temperature | Тѕтс | -65 to 150 | °C |
| Operating Temperature (Commercial / Industrial) | Topr | 0 to 70 / -40 to 85 | °C |
| Storage Temperature Range Under Bias | TBIAS | -10 to 85 | °C |

^{*}Note: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING CONDITIONS $(0^{\circ}C \le TA \le 70^{\circ}C)$

| PARAMETER | SYMBOL | MIN | MAX | UNIT |
|-------------------|--------|------|------|------|
| Supply Voltage | Vdd | 1.7 | 1.9 | V |
| Supply voltage | VDDQ | 1.4 | 1.9 | V |
| Reference Voltage | Vref | 0.68 | 0.95 | V |

DC ELECTRICAL CHARACTERISTICS(VDD=1.8V ±0.1V, TA=0°C to +70°C)

| PARAMETER | SYMBOL | TEST CONDITIONS | | MIN | MAX | UNIT | NOTES |
|--------------------------|--------|-------------------------------------|-----|-------------|-------------|------|-------|
| Input Leakage Current | lı∟ | VDD=Max ; VIN=Vss to VDDQ | | -2 | +2 | μΑ | |
| Output Leakage Current | loL | Output Disabled, | | -2 | +2 | μΑ | |
| | | | -30 | - | 900 | | |
| Operating Current (x36): | Icc | VDD=Max , IOUT=0mA | -25 | - | 800 | mA | 1.4 |
| QDR mode | ICC | Cycle Time ≥ tкнкн Min | -20 | - | 700 | mA | 1,4 |
| | | | -16 | | 650 | | |
| | | | -30 | - | 850 | | |
| Operating Current (x18): | Icc | VDD=Max , IOUT=0mA | -25 | - | 750 | mA | 1,4 |
| QDR mode | ICC | Cycle Time ≥ tкнкн Min | -20 | - | 650 | | 1,4 |
| | | | -16 | - | 600 | | |
| | | | -30 | - | 400 | | |
| Standby Current(NOP): | lee : | Device deselected, IOUT=0mA, f=Max, | -25 | - | 380 | mA | 4.5 |
| QDR mode | ISB1 | All Inputs≤0.2V or ≥ VDD-0.2V | -20 | - | 360 | | 1,5 |
| | | 7.11 111pato_0.2 v of _ vbb 0.2 v | -16 | - | 340 | | |
| Output High Voltage | Voh1 | | | VDDQ/2-0.12 | VDDQ/2+0.12 | V | 2,6 |
| Output Low Voltage | Vol1 | | | VDDQ/2-0.12 | VDDQ/2+0.12 | V | 2,6 |
| Output High Voltage | VOH2 | IOH=-1.0mA | | VDDQ-0.2 | VDDQ | V | 3 |
| Output Low Voltage | VOL2 | IoL=1.0mA | | Vss | 0.2 | V | 3 |
| Input Low Voltage | VIL | | | -0.3 | VREF-0.1 | V | 7,8 |
| Input High Voltage | VIH | | | VREF+0.1 | VDDQ+0.3 | V | 7,9 |

Notes: 1. Minimum cycle. IOUT=0mA.

- $2. \ | \text{IoH} | = (\text{VddQ}/2)/(\text{RQ}/5) \pm 15\% \ \ \text{for} \ 175\Omega \leq \text{RQ} \leq 350\Omega. \ \ | \text{IoL} | = (\text{VddQ}/2)/(\text{RQ}/5) \pm 15\% \ \ \text{for} \ 175\Omega \leq \text{RQ} \leq 350\Omega.$
- 3. Minimum Impedance Mode when ZQ pin is connected to $\ensuremath{\mathsf{VDDQ}}\xspace.$
- 4. Operating current is calculated with 50% read cycles and 50% write cycles.
- 5. Standby Current is only after all pending read and write burst opeactions are completed.
- 6. Programmable Impedance Mode.
- 7. These are DC test criteria. DC design criteria is VREF±50mV. The AC VIH/VIL levels are defined separately for measuring timing parameters.
- 8. VIL (Min)DC=-0.3V, VIL (Min)AC=-1.5V(pulse width \leq 3ns).
- 9. ViH (Max)DC=VDDQ+0.3, ViH (Max)AC=VDDQ+0.85V(pulse width ≤ 3ns).



^{2.} VDDQ must not exceed VDD during normal operation.

AC ELECTRICAL CHARACTERISTICS (VDD=1.8V ±0.1V, TA=0°C to +70°C)

| PARAMETER | SYMBOL | MIN | MAX | UNIT | NOTES |
|--------------------|----------|------------|------------|------|-------|
| Input High Voltage | VIH (AC) | VREF + 0.2 | - | V | 1,2 |
| Input Low Voltage | VIL (AC) | - | VREF - 0.2 | V | 1,2 |

Notes: 1. This condition is for AC function test only, not for AC parameter test.

- 2. To maintain a valid level, the transitioning edge of the input must:

 a) Sustain a constant slew rate from the current AC level through the target AC level, VIL(AC) or VIH(AC)

 VIL(AC) or VIH(AC)
- b) Reach at least the target AC level
- c) After the AC target level is reached, continue to maintain at least the target DC level, VIL(DC) or VIH(DC)

AC TIMING CHARACTERISTICS(VDD=1.8V±0.1V, TA=0°C to +70°C)

| DADAMETED | OVMDOL | -3 | 30 | -2 | 25 | -2 | 20 | -1 | 16 | | NOTE |
|-------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|-------|------|-------|------|-------|------|-------|------|-------|------|
| PARAMETER | SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | UNIT | NOTE |
| Clock | | | | | | | | | | • | |
| Clock Cycle Time (K, \overline{K} , C, \overline{C}) | tкнкн | 3.30 | 5.25 | 4.00 | 6.30 | 5.00 | 7.88 | 6.00 | 8.40 | ns | |
| Clock Phase Jitter (K, K, C, C) | tKC var | | 0.20 | | 0.20 | | 0.20 | | 0.20 | ns | 5 |
| Clock High Time (K, \overline{K} , C, \overline{C}) | tkhkl | 1.32 | | 1.60 | | 2.00 | | 2.40 | | ns | |
| Clock Low Time (K, K, C, C) | tklkh | 1.32 | | 1.60 | | 2.00 | | 2.40 | | ns | |
| Clock to $\overline{\text{Clock}}$ $(\text{K}^{\uparrow} \to \overline{\text{K}}^{\uparrow}, \text{C}^{\uparrow} \to \overline{\text{C}}^{\uparrow})$ | tkh k h | 1.49 | | 1.80 | | 2.20 | | 2.70 | | ns | |
| Clock to data clock $(K\uparrow \to C\uparrow, \overline{K}\uparrow \to \overline{C}\uparrow)$ | tкнсн | 0.00 | 1.45 | 0.00 | 1.80 | 0.00 | 2.30 | 0.00 | 2.80 | ns | |
| DLL Lock Time (K, C) | tKC lock | 1024 | | 1024 | | 1024 | | 1024 | | cycle | 6 |
| K Static to DLL reset | tKC reset | 30 | | 30 | | 30 | | 30 | | ns | |
| Output Times | | | • | • | • | | • | • | | | • |
| C, C High to Output Valid | tchqv | | 0.45 | | 0.45 | | 0.45 | | 0.50 | ns | 3 |
| C, C High to Output Hold | tchqx | -0.45 | | -0.45 | | -0.45 | | -0.50 | | ns | 3 |
| C, C High to Echo Clock Valid | tchcqv | | 0.45 | | 0.45 | | 0.45 | | 0.50 | ns | |
| C, C High to Echo Clock Hold | tchcqx | -0.45 | | -0.45 | | -0.45 | | -0.50 | | ns | |
| CQ, CQ High to Output Valid | tcqhqv | | 0.27 | | 0.30 | | 0.35 | | 0.40 | ns | 7 |
| CQ, CQ High to Output Hold | tcqhqx | -0.27 | | -0.30 | | -0.35 | | -0.40 | | ns | 7 |
| C, High to Output High-Z | tchqz | | 0.45 | | 0.45 | | 0.45 | | 0.50 | ns | 3 |
| C, High to Output Low-Z | tCHQX1 | -0.45 | | -0.45 | | -0.45 | | -0.50 | | ns | 3 |
| Setup Times | | | • | • | • | | • | • | | | • |
| Address valid to K rising edge | tavkh | 0.40 | | 0.50 | | 0.60 | | 0.70 | | ns | |
| Control inputs valid to K rising edge | tıvkh | 0.40 | | 0.50 | | 0.60 | | 0.70 | | ns | 2 |
| Data-in valid to K, \overline{K} rising edge | tdvkh | 0.30 | | 0.35 | | 0.40 | | 0.50 | | ns | |
| Hold Times | | | | | | | | | | | |
| K rising edge to address hold | tkhax | 0.40 | | 0.50 | | 0.60 | | 0.70 | | ns | |
| K rising edge to control inputs hold | tkhix | 0.40 | | 0.50 | | 0.60 | | 0.70 | | ns | |
| K, K rising edge to data-in hold | tkhdx | 0.30 | | 0.35 | | 0.40 | | 0.50 | | ns | |

Notes: 1. All address inputs must meet the specified setup and hold times for all latching clock edges.

- 2. Control singles are R. W.BWo,BW1 and BW2, BW3, also for x36 3. If C,C are tied high, K,K become the references for C,C timing parameters.
- 4. To avoid bus contention, at a given voltage and temperature tCHQX1 is bigger than tCHQZ. The specs as shown do not imply bus contention because $tCHQX_1$ is a MIN parameter that is worst case at totally different test conditions (0°C, 1.9V) than tCHQZ, which is a MAX parameter(worst case at 70°C, 1.7V) It is not possible for two SRAMs on the same board to be at such different voltage and temperature.
- 5. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
- 6. Vdd slew rate must be less than 0.1V DC per 50 ns for DLL lock retention. DLL lock time begins once Vdd and input clock are stable.
- 7. Echo clock is very tightly controlled to data valid/data hold. By design, there is a $\pm\,0.1$ ns variation from echo clock to data. The data sheet parameters reflect tester guardbands and test setup variations.



THERMAL RESISTANCE

| PRMETER | SYMBOL | Тур | Unit | NOTES |
|---------------------|--------|------|------|-------|
| Junction to Ambient | θJΑ | 21 | °C/W | |
| Junction to Case | θЈС | 2.48 | °C/W | |

Note: Junction temperature is a function of on-chip power dissipation, package thermal impedance, mounting site temperature and mounting site thermal impedance. T_J=T_A + P_D x θ_{JA}

PIN CAPACITANCE

| PRMETER | SYMBOL | TESTCONDITION | TYP | MAX | Unit | NOTES |
|-----------------------------------|--------|---------------|-----|-----|------|-------|
| Address Control Input Capacitance | CIN | VIN=0V | 3.5 | 4 | pF | |
| Input and Output Capacitance | Соит | Vout=0V | 4 | 5 | pF | |
| Clock Capacitance | Cclk | - | 3 | 4 | pF | |


Note: 1. Parameters are tested with RQ=250 Ω and VDDQ=1.5V.

2. Periodically sampled and not 100% tested.

AC TEST CONDITIONS


| Parameter | Sym- | Value | Unit |
|-------------------------------|-------|-----------|------|
| Core Power Supply Voltage | VDD | 1.7~1.9 | V |
| Output Power Supply Voltage | Vddq | 1.4~1.9 | V |
| Input High/Low Level | VIH/ | 1.25/0.25 | V |
| Input Reference Level | VREF | 0.75 | V |
| Input Rise/Fall Time | Tr/Tr | 0.3/0.3 | ns |
| Output Timing Reference Level | | VDDQ/2 | V |

AC TEST OUTPUT LOAD




Note: Parameters are tested with RQ=250 Ω

Overershoot Timing




Undershoot Timing




Note: For power-up, Vih \leq VDDQ+0.3V and VDD \leq 1.7V and VDDQ \leq 1.4V $t \leq$ 200ms

APPLICATION INRORMATION





TIMING WAVE FORMS OF READ, WRITE AND NOP




NOTE

- 1. Qo1 refers to output from address A. Qo2 refers to output from the next internal burst address following A, etc.
- 2. Outputs are disabled(High-Z) one clock cycle after a NOP
- 3. The second NOP cycle is not necessary for correct device operation; however, at high clock frequencies, it may be required to prevent bus contention.

IEEE 1149.1 TEST ACCESS PORT AND BOUNDARY SCAN-JTAG

This part contains an IEEE standard 1149.1 Compatible Test Access Port(TAP). The package pads are monitored by the Serial Scan circuitry when in test mode. This is to support connectivity testing during manufacturing and system diagnostics. Internal data is not driven out of the SRAM under JTAG control. In conformance with IEEE 1149.1, the SRAM contains a TAP controller, Instruction Register, Bypass Register and ID register. The TAP controller has a standard 16-state machine that resets internally upon power-up, therefore, TRST signal is not required. It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfacing with normal operation of the SRAM, TCK must be tied to Vss to preclude mid level input. TMS and TDI are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected. But they may also be tied to VDD through a resistor. TDO should be left unconnected.

JTAG Block Diagram




JTAG Instruction Coding

| IR2 | IR1 | IR0 | IR0 Instruction TDO Output | | Notes |
|-----|-----|-----|----------------------------|-------------------------|-------|
| 0 | 0 | 0 | EXTEST | Boundary Scan Register | 1 |
| 0 | 0 | 1 | IDCODE | Identification Register | 3 |
| 0 | 1 | 0 | SAMPLE-Z | Boundary Scan Register | 2 |
| 0 | 1 | 1 | RESERVED | Do Not Use | 6 |
| 1 | 0 | 0 | SAMPLE | Boundary Scan Register | 5 |
| 1 | 0 | 1 | RESERVED | Do Not Use | 6 |
| 1 | 1 | 0 | RESERVED | Do Not Use | 6 |
| 1 | 1 | 1 | BYPASS | Bypass Register | 4 |

NOTE:

- Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs. This instruction is not IEEE 1149.1 compliant.
- Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs.
- 3. TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.
- Bypass register is initiated to Vss when BYPASS instruction is invoked. The Bypass Register also holds serially loaded TDI when exiting the Shift DR states.
- 5. SAMPLE instruction dose not places DQs in Hi-Z.
- 6. This instruction is reserved for future use.

TAP Controller State Diagram





SCAN REGISTER DEFINITION

| Part | Instruction Register | Bypass Register | ID Register | Boundary Scan |
|-------|----------------------|-----------------|-------------|---------------|
| 2Mx36 | 3 bits | 1 bit | 32 bits | 109 bits |
| 4Mx18 | 3 bits | 1 bit | 32 bits | 109 bits |

ID REGISTER DEFINITION

| Part | Revision Number (31:29) | Part Configuration (28:12) | Samsung JEDEC Code (11: 1) | Start Bit(0) |
|-------|----------------------------|----------------------------|-------------------------------|--------------|
| 2Mx36 | 000 | 00def0wx0t0q0b0s0 | 00001001110 | 1 |
| 4Mx18 | 000 | 00def0wx0t0q0b0s0 | 00001001110 | 1 |

Note: Part Configuration

/def=011 for 72Mb, /wx=11 for x36, 10 for x18.

/t=1 for DLL Ver., 0 for non-DLL Ver. /q=1 for QDR, 0 for DDR /b=1 for 4Bit Burst, 0 for 2Bit Burst /s=1 for Separate I/O, 0 for Common I/O

BOUNDARY SCAN EXIT ORDER

| ORDER | PIN ID |
|-------|--------|
| 1 | 6R |
| 2 | 6P |
| 3 | 6N |
| 4 | 7P |
| 5 | 7N |
| 6 | 7R |
| 7 | 8R |
| 8 | 8P |
| 9 | 9R |
| 10 | 11P |
| 11 | 10P |
| 12 | 10N |
| 13 | 9P |
| 14 | 10M |
| 15 | 11N |
| 16 | 9M |
| 17 | 9N |
| 18 | 11L |
| 19 | 11M |
| 20 | 9L |
| 21 | 10L |
| 22 | 11K |
| 23 | 10K |
| 24 | 9J |
| 25 | 9K |
| 26 | 10J |
| 27 | 11J |
| 28 | 11H |
| 29 | 10G |
| 30 | 9G |
| 31 | 11F |
| 32 | 11G |
| 33 | 9F |
| 34 | 10F |
| 35 | 11E |
| 36 | 10E |

| ORDER | PIN ID |
|-------|--------|
| 37 | 10D |
| 38 | 9E |
| 39 | 10C |
| 40 | 11D |
| 41 | 9C |
| 42 | 9D |
| 43 | 11B |
| 44 | 11C |
| 45 | 9B |
| 46 | 10B |
| 47 | 11A |
| 48 | 10A |
| 49 | 9A |
| 50 | 8B |
| 51 | 7C |
| 52 | 6C |
| 53 | 8A |
| 54 | 7A |
| 55 | 7B |
| 56 | 6B |
| 57 | 6A |
| 58 | 5B |
| 59 | 5A |
| 60 | 4A |
| 61 | 5C |
| 62 | 4B |
| 63 | 3A |
| 64 | 2A |
| 65 | 1A |
| 66 | 2B |
| 67 | 3B |
| 68 | 1C |
| 69 | 1B |
| 70 | 3D |
| 71 | 3C |
| 72 | 1D |

| ORDER | PIN ID |
|-------|----------|
| 73 | 2C |
| 74 | 3E |
| 75 | 2D |
| 76 | 2E |
| 77 | 1E |
| 78 | 2F |
| 79 | 3F |
| 80 | 1G |
| 81 | 1F |
| 82 | 3G |
| 83 | 2G |
| 84 | 1H |
| 85 | 1J |
| 86 | 2J |
| 87 | 3K |
| 88 | 3J |
| 89 | 2K |
| 90 | 1K |
| 91 | 2L |
| 92 | 3L |
| 93 | 1M |
| 94 | 1L |
| 95 | 3N |
| 96 | 3M |
| 97 | 1N |
| 98 | 2M |
| 99 | 3P |
| 100 | 2N |
| 101 | 2P |
| 102 | 1P |
| 103 | 3R |
| 104 | 4R |
| 105 | 4P |
| 106 | 5P |
| 107 | 5N |
| 108 | 5R |
| 109 | Internal |
| | |

Note: 1. NC pins are read as "X" (i.e. don't care.)



JTAG DC OPERATING CONDITIONS

| Parameter | Symbol | Min | Тур | Max | Unit | Note |
|-------------------------------|--------|------|-----|---------|------|------|
| Power Supply Voltage | VDD | 1.7 | 1.8 | 1.9 | V | |
| Input High Level | VIH | 1.3 | - | VDD+0.3 | V | |
| Input Low Level | VIL | -0.3 | - | 0.5 | V | |
| Output High Voltage(IoH=-2mA) | Vон | 1.4 | - | VDD | V | |
| Output Low Voltage(IoL=2mA) | Vol | Vss | - | 0.4 | V | |

Note: 1. The input level of SRAM pin is to follow the SRAM DC specification.

JTAG AC TEST CONDITIONS


| Parameter | Symbol | ymbol Min | | Note |
|-----------------------------------------|---------|-----------|----|------|
| Input High/Low Level | VIH/VIL | 1.3/0.5 | V | |
| Input Rise/Fall Time | TR/TF | 1.0/1.0 | ns | |
| Input and Output Timing Reference Level | | 0.9 | V | 1 |

Note: 1. See SRAM AC test output load on page 11.

JTAG AC Characteristics


| Parameter | Symbol | Min | Max | Unit | Note |
|---------------------------|--------|-----|-----|------|------|
| TCK Cycle Time | tchch | 50 | - | ns | |
| TCK High Pulse Width | tchcl | 20 | - | ns | |
| TCK Low Pulse Width | tclch | 20 | - | ns | |
| TMS Input Setup Time | tmvch | 5 | - | ns | |
| TMS Input Hold Time | tchmx | 5 | - | ns | |
| TDI Input Setup Time | tdvch | 5 | - | ns | |
| TDI Input Hold Time | tCHDX | 5 | - | ns | |
| SRAM Input Setup Time | tsvch | 5 | - | ns | |
| SRAM Input Hold Time | tchsx | 5 | - | ns | |
| Clock Low to Output Valid | tclqv | 0 | 10 | ns | |

JTAG TIMING DIAGRAM



165 FBGA PACKAGE DIMENSIONS

15mm x 17mm Body, 1.0mm Bump Pitch, 11x15 Ball Array



| Symbol | Value | Units | Note | Symbol | Value | Units | Note |
|--------|-----------------|-------|------|--------|----------------|-------|------|
| Α | 15 ± 0.1 | mm | | E | 1.0 | mm | |
| В | 17 ± 0.1 | mm | | F | 14.0 | mm | |
| С | 1.3 ± 0.1 | mm | | G | 10.0 | mm | |
| D | 0.35 ± 0.05 | mm | | Н | 0.5 ± 0.05 | mm | |

