## **Document Title**

### 256Kx36 & 512Kx18-Bit Pipelined NtRAM™

## **Revision History**

| <b>Rev. No.</b> 0.0 | History 1. Initial document.   | <u>Draft Date</u><br>September. 1997 | Remark<br>Preliminary |
|---------------------|--|--------------------------------------|-----------------------|
| 0.1                 | <ol> <li>Changed speed bin from 167MHz to 150MHz</li> <li>Changed DC Parameters;</li> <li>Icc: from 400mA to 450mA, ISB: from 60mA to 20mA</li> <li>ISB2: from 50mA to 85mA</li> </ol>   | November. 1997                       | Preliminary           |
| 0.2                 | 1. Changed speed bin from 150MHz to 167MHz 2. Changed Power from 3.3V to 2.5V 3. Changed N.C pins to Power and ZZ Pin #14, #16, #64, #66 4. Changed some control pin names. from CEN to CKE, from BWEx to BWx 5. Modify absolute maximum ratings VDD; from 4.0V to 3.6V, VIN; from 4.6V to 3.6V 6. Changed DC parameters ISB; from 20mA to 80mA, ISB2; from 85mA to 10mA VOL; from 0.4V to 0.2V, VOH; from 2.4V to 2.0V VIL; from 0.8V to 0.7V, VIH; from 2.0V to 1.7V 7. ADD the sleep mode timing and characteristics CKE controlled timing and CS controlled timing | March. 11. 1998                      | Preliminary           |
| 0.3                 | 1. Removed speed bin 167MHz 2. Changed AC parameters tHZOE; from 4.0 to 3.5, tHZC; from 4.0 to 3.5 at -75 tHZOE; from 5.0 to 3.5, tHZC; from 5.0 to 3.5, tCL/H; 4.0 to 3.0 at -10 3. Modify Sleep Mode Waveform. Changed Sleep Mode Electrical Characteristics. tPDS; from Max 2cycle to Min 2cycle tPUS; from Max 2cycle to Min 2cycle  | April. 11. 1998                      | Preliminary           |
| 0.4                 | 1.Modify from ADV to ADV at timing.<br>2.ADD the Trade Mark( NtRAM™)   | June. 02. 1998                       | Preliminary           |
| 0.5                 | 1. Changed DC parameters IsB1; from 10mA to 20mA, IsB2; from 10mA to 20mA  | Aug. 19. 1998                        | Preliminary           |
| 0.6                 | 1. Changed tcD,toE from 4.0ns to 4.2ns at -75.   | Sep. 28. 1998                        | Preliminary           |
| 0.7                 | <ol> <li>Changed DC condition at Icc and parameters</li> <li>; from 420mA to 320mA at -67 , from 370mA to 300mA at -75 from 300mA to 250mA at -10.</li> <li>from 70mA to 60mA at -67 , from 60mA to 50mA at -75 from 50mA to 40mA at -10.</li> </ol>   | Nov. 10. 1998                        | Preliminary           |
| 0.8                 | 1.Changed Vol Max value from 0.2V to 0.4V .  | Dec. 23. 1998                        | Preliminary           |
| 0.9                 | 1. Add 119BGA(7x17 Ball Grid Array Package).   | Mar. 03. 1999                        | Preliminary           |
| 1.0                 | 1. Final spec release  | April. 01. 1999                      | Final                 |
| 2.0                 | 1. Add tcyc 167Mhz.  | Oct. 30. 1999                        | Final                 |

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



# **Document Title**

256Kx36 & 512Kx18-Bit Pipelined NtRAM™

## **Revision History**

Rev.No.HistoryDraft DateRemark3.01. Remove 119BGA package .Nov. 19. 1999Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



## 256Kx36 & 512Kx18-Bit Pipelined NtRAM™

#### **FEATURES**

- 2.5V ±5% Power Supply.
- Byte Writable Function.
- Enable clock and suspend operation.
- Single READ/WRITE control pin.
- Self-Timed Write Cycle.
- Three Chip Enable for simple depth expansion with no data contention.
- A interleaved burst or a linear burst mode.
- Asynchronous output enable control.
- Power Down mode.
- TTL-Level Three-State Outputs.
- •100-TQFP-1420A.

#### **FAST ACCESS TIMES**

| PARAMETER                 | Symbol | -16 | -15 | -13 | -10 | Unit |
|---------------------------|--------|-----|-----|-----|-----|------|
| Cycle Time                | tcyc   | 6.0 | 6.7 | 7.5 | 10  | ns   |
| Clock Access Time         | tcD    | 3.5 | 3.8 | 4.2 | 5.0 | ns   |
| Output Enable Access Time | toe    | 3.5 | 3.8 | 4.2 | 5.0 | ns   |

#### **GENERAL DESCRIPTION**

The K7N803645M and K7N801845M are 9,437,184 bits Synchronous Static SRAMs.

The NtRAM™, or No Turnaround Random Access Memory utilizes all the bandwidth in any combination of operating cycles. Address, data inputs, and all control signals except output enable and linear burst order are synchronized to input clock. Burst order control must be tied "High or Low".

Asynchronous inputs include the sleep mode enable(ZZ).

Output Enable controls the outputs at any given time.


Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation

and provides increased timing flexibility for incoming signals. For read cycles, pipelined SRAM output data is temporarily

stored by an edge triggered output register and then released to the output buffers at the next rising edge of clock.


The K7N803645M and K7N801845M are implemented with SAMSUNG's high performance CMOS technology and is available in 100pin TQFP packages. Multiple power and ground pins minimize ground bounce.

#### LOGIC BLOCK DIAGRAM





#### PIN CONFIGURATION(TOP VIEW)



#### **PIN NAME**


| SYMBOL                             | PIN NAME                 | TQFP PIN NO.       | SYMBOL  | PIN NAME            | TQFP PIN NO.            |
|------------------------------------|--------------------------|--------------------|---------|---------------------|-------------------------|
| A0 - A17                           | Address Inputs           | 32,33,34,35,36,37, | VDD     | Power Supply(+2.5V) | 14,15,16,41,65,66,91    |
|                                    |                          | 44,45,46,47,48,49, | Vss     | Ground              | 17,40,67,90             |
|                                    |                          | 50,81,82,83,99,100 | N.C.    | No Connect          | 38,39,42,43,84          |
| ADV<br>WE                          | Address Advance/Load     | 85                 |         |                     |                         |
| WE                                 | Read/Write Control Input | 88                 | DQao~a7 | Data Inputs/Outputs | 52,53,56,57,58,59,62,63 |
| CLK                                | Clock                    | 89                 | DQbo~b7 |                     | 68,69,72,73,74,75,78,79 |
| CKE<br>CS <sub>1</sub>             | Clock Enable             | 87                 | DQc0~c7 |                     | 2,3,6,7,8,9,12,13       |
| CS <sub>1</sub>                    | Chip Select              | 98                 | DQdo~d7 |                     | 18,19,22,23,24,25,28,29 |
| CS <sub>2</sub>                    | Chip Select              | 97                 | DQPa~Pd |                     | 51,80,1,30              |
| CS <sub>2</sub><br>CS <sub>2</sub> | Chip Select              | 92                 |         |                     |                         |
| BWx                                | Byte Write Inputs        | 93,94,95,96        | VDDQ    | Output Power Supply | 4,11,20,27,54,61,70,77  |
| ŌE                                 | Output Enable            | 86                 |         | (+2.5V)             |                         |
| ZZ<br>LBO                          | Power Sleep Mode         | 64                 | Vssq    | Output Ground       | 5,10,21,26,55,60,71,76  |
| LBO                                | Burst Mode Control       | 31                 |         |                     |                         |
|                                    |                          |                    |         |                     |                         |

Notes: 1. The pin 84 is reserved for address bit for the 16Mb NtRAM.

2. Ao and A₁ are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.



#### PIN CONFIGURATION(TOP VIEW)



#### **PIN NAME**

| SYMBOL                  | PIN NAME                 | TQFP PIN NO.          | SYMBOL  | PIN NAME            | TQFP PIN NO.               |
|-------------------------|--------------------------|-----------------------|---------|---------------------|----------------------------|
| A0 - A18                | Address Inputs           | 32,33,34,35,36,37,    | VDD     | Power Supply(+2.5V) | 14,15,16,41,65,66,91       |
|                         |                          | 44,45,46,47,48,49,50, | Vss     | Ground              | 17,40,67,90                |
|                         |                          | 80,81,82,83,99,100    | N.C.    | No Connect          | 1,2,3,6,7,25,28,29,30,     |
| ADV<br>WE               | Address Advance/Load     | 85                    |         |                     | 38,39,42,43,51,52,53,      |
|                         | Read/Write Control Input | 88                    |         |                     | 56,57,75,78,79,84,95,96    |
| CLK                     | Clock                    | 89                    |         |                     |                            |
| CLK<br>CKE<br>CS1       | Clock Enable             | 87                    | DQao~a8 | Data Inputs/Outputs | 58,59,62,63,68,69,72,73,74 |
|                         | Chip Select              | 98                    | DQbo~b8 |                     | 8,9,12,13,18,19,22,23,24   |
| CS <sub>2</sub>         | Chip Select              | 97                    |         |                     |                            |
| CS2<br>CS2<br>BWx<br>OE | Chip Select              | 92                    |         |                     |                            |
| BWx                     | Byte Write Inputs        | 93,94                 | VDDQ    | Output Power Supply | 4,11,20,27,54,61,70,77     |
| ŌE                      | Output Enable            | 86                    |         | (+2.5V)             |                            |
| ZZ<br>LBO               | Power Sleep Mode         | 64                    | Vssq    | Output Ground       | 5,10,21,26,55,60,71,76     |
| LBO                     | Burst Mode Control       | 31                    |         |                     |                            |

Notes: 1. The pin 84 is reserved for address bit for the 16Mb NtRAM.

2. Ao and A<sub>1</sub> are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.



#### **FUNCTION DESCRIPTION**

The K7N803645M and K7N801845M are NtRAM™ designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, or vice versa.

All inputs (with the exception of  $\overline{OE}$ ,  $\overline{LBO}$  and ZZ) are synchronized to rising clock edges.

All read, write and deselect cycles are initiated by the ADV input. Subsequent burst addresses can be internally generated by the burst advance pin (ADV). ADV should be driven to Low once the device has been deselected in order to load a new address for next operation.

Clock Enable( $\overline{\text{CKE}}$ ) pin allows the operation of the chip to be suspended as long as necessary. When  $\overline{\text{CKE}}$  is high, all synchronous inputs are ignored and the internal device registers will hold their previous values.

NtRAM™ latches external address and initiates a cycle, when CKE, ADV are driven to low and all three chip enables(CS1, CS2, CS2) are active .

Output Enable(OE) can be used to disable the output at any given time.

Read operation is initiated when at the rising edge of the clock, the address presented to the address inputs are latched in the address register,  $\overline{CKE}$  is driven low, all three chip enables( $\overline{CS}_1$ ,  $\overline{CS}_2$ ) are active, the write enable input signals  $\overline{WE}$  are driven high, and ADV driven low. The internal array is read between the first rising edge and the second rising edge of the clock and the data is latched in the output register. At the second clock edge the data is driven out of the SRAM. Also during read operation  $\overline{OE}$  must be driven low for the device to drive out the requested data.

Write operation occurs when  $\overline{\text{WE}}$  is driven low at the rising edge of the clock.  $\overline{\text{BW}}[\text{d:a}]$  can be used for byte write operation. The pipelined NtRAM<sup>TM</sup> uses a late-late write cycle to utilize 100% of the bandwidth.

At the first rising edge of the clock,  $\overline{\text{WE}}$  and address are registered, and the data associated with that address is required two cycle later.

Subsequent addresses are generated by ADV High for the burst access as shown below. The starting point of the burst seguence is provided by the external address. The burst address counter wraps around to its initial state upon completion.

The burst sequence is determined by the state of the  $\overline{\text{LBO}}$  pin. When this pin is low, linear burst sequence is selected. And when this pin is high, Interleaved burst sequence is selected.

During normal operation, ZZ must be driven low. When ZZ is driven high, the SRAM will enter a Power Sleep Mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2 cycles of wake up time.

#### **BURST SEQUENCE TABLE**

(Interleaved Burst, LBO=High)

| LBO PIN | HIGH         | Cas | se 1 | Cas        | se 2           | Cas        | se 3           | Cas        | se 4 |
|---------|--------------|-----|------|------------|----------------|------------|----------------|------------|------|
| LBOTIN  | LBO FIN HIGH |     | Ao   | <b>A</b> 1 | A <sub>0</sub> | <b>A</b> 1 | A <sub>0</sub> | <b>A</b> 1 | Ao   |
| Fir     | rst Address  | 0   | 0    | 0          | 1              | 1          | 0              | 1          | 1    |
|         |              | 0   | 1    | 0          | 0              | 1          | 1              | 1          | 0    |
|         | $\downarrow$ | 1   | 0    | 1          | 1              | 0          | 0              | 0          | 1    |
| Fou     | urth Address | 1   | 1    | 1          | 0              | 0          | 1              | 0          | 0    |


(Linear Burst, LBO=Low)

| LBO PIN | LOW          | Case 1     |    | Case 2     |    | Case 3     |    | Case 4     |                |
|---------|--------------|------------|----|------------|----|------------|----|------------|----------------|
| LBOTH   | 2011         | <b>A</b> 1 | Ao | <b>A</b> 1 | Ao | <b>A</b> 1 | Ao | <b>A</b> 1 | A <sub>0</sub> |
| Fii     | rst Address  | 0          | 0  | 0          | 1  | 1          | 0  | 1          | 1              |
|         |              | 0          | 1  | 1          | 0  | 1          | 1  | 0          | 0              |
|         | $\downarrow$ | 1          | 0  | 1          | 1  | 0          | 0  | 0          | 1              |
| Fou     | urth Address | 1          | 1  | 0          | 0  | 0          | 1  | 1          | 0              |

Note: 1. LBO pin must be tied to High or Low, and Floating State must not be allowed.



#### STATE DIAGRAM FOR NtRAM™



| COMMAND | ACTION   |
|---------|--|
| DS      | DESELECT                                       |
| READ    | BEGIN READ                                     |
| WRITE   | BEGIN WRITE                                    |
|         | BEGIN READ<br>BEGIN WRITE<br>CONTINUE DESELECT |

Notes: 1. An IGNORE CLOCK EDGE cycle is not shown is the above diagram. This is because CKE HIGH only blocks the clock(CLK) input and does not change the state of the device.

2. States change on the rising edge of the clock(CLK)



#### **TRUTH TABLES**

#### **SYNCHRONOUS TRUTH TABLE**

| CS <sub>1</sub> | CS <sub>2</sub> | CS <sub>2</sub> | ADV | WE | BWx | OE | CKE | CLK      | ADDRESS ACCESSED | OPERATION                  |
|-----------------|-----------------|-----------------|-----|----|-----|----|-----|----------|------------------|----------------------------|
| Н               | Х               | Х               | L   | Χ  | Х   | Χ  | L   | <b>↑</b> | N/A              | Not Selected               |
| Х               | L               | Х               | L   | Х  | Х   | Χ  | L   | <b>↑</b> | N/A              | Not Selected               |
| Х               | Х               | Н               | L   | Х  | Χ   | Χ  | L   | <b>↑</b> | N/A              | Not Selected               |
| Х               | Х               | Х               | Н   | Х  | Χ   | Χ  | L   | <b>↑</b> | N/A              | Not Selected Continue      |
| L               | Н               | L               | L   | Н  | Х   | L  | L   | 1        | External Address | Begin Burst Read Cycle     |
| Х               | Х               | Х               | Н   | Χ  | Х   | L  | L   | 1        | Next Address     | Continue Burst Read Cycle  |
| L               | Н               | L               | L   | Н  | Χ   | Н  | L   | <b>↑</b> | External Address | NOP/Dummy Read             |
| Х               | Х               | Х               | Н   | Х  | Χ   | Н  | L   | <b>↑</b> | Next Address     | Dummy Read                 |
| L               | Н               | L               | L   | L  | L   | Х  | L   | 1        | External Address | Begin Burst Write Cycle    |
| Х               | Х               | Х               | Н   | Х  | L   | Х  | L   | 1        | Next Address     | Continue Burst Write Cycle |
| L               | Н               | L               | L   | L  | Н   | Х  | L   | 1        | N/A              | NOP/Write Abort            |
| Х               | Х               | Х               | Н   | Х  | Н   | Х  | L   | 1        | Next Address     | Write Abort                |
| Х               | Х               | Х               | Х   | Х  | Х   | Х  | Н   | 1        | Current Address  | Ignore Clock               |

Notes: 1. X means "Don't Care".

- 2. The rising edge of clock is symbolized by  $(\uparrow)$ .
- 3. A continue deselect cycle can only be enterd if a deselect cycle is executed first.
- 4. WRITE = L means Write operation in WRITE TRUTH TABLE.
  WRITE = H means Read operation in WRITE TRUTH TABLE.
- 5. Operation finally depends on status of asynchronous input pins(ZZ and  $\overline{\text{OE}}$ ).

#### WRITE TRUTH TABLE(x36)

| WE | BWa | BWb | BWc | BWd | OPERATION       |
|----|-----|-----|-----|-----|-----------------|
| Н  | X   | X   | X   | X   | READ            |
| L  | L   | Н   | Н   | Н   | WRITE BYTE a    |
| L  | Н   | L   | Н   | Н   | WRITE BYTE b    |
| L  | Н   | Н   | L   | Н   | WRITE BYTE c    |
| L  | Н   | Н   | Н   | L   | WRITE BYTE d    |
| L  | L   | L   | L   | L   | WRITE ALL BYTEs |
| L  | Н   | Н   | Н   | Н   | WRITE ABORT/NOP |

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).

#### WRITE TRUTH TABLE(x18)

|    | ` ' |     |                 |
|----|-----|-----|-----------------|
| WE | BWa | BWb | OPERATION       |
| Н  | X   | X   | READ            |
| L  | L   | Н   | WRITE BYTE a    |
| L  | Н   | L   | WRITE BYTE b    |
| L  | L   | L   | WRITE ALL BYTEs |
| L  | Н   | Н   | WRITE ABORT/NOP |

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of  $CLK(\uparrow)$ .



#### **ASYNCHRONOUS TRUTH TABLE**

| Operation  | ZZ | OE | I/O STATUS  |
|------------|----|----|-------------|
| Sleep Mode | Н  | Χ  | High-Z      |
| Read       | L  | L  | DQ          |
| Redu       | L  | Н  | High-Z      |
| Write      | L  | Х  | Din, High-Z |
| Deselected | L  | Х  | High-Z      |

#### Notes

- 1. X means "Don't Care".
- 2. Sleep Mode means power Sleep Mode of which stand-by current does
- not depend on cycle time.

  3. Deselected means power Sleep Mode of which stand-by current depends on cycle time.

#### **ABSOLUTE MAXIMUM RATINGS\***

| PARAMETER                                | SYMBOL | RATING      | UNIT |
|--|--------|-------------|------|
| Voltage on VDD Supply Relative to Vss    | VDD    | -0.3 to 3.6 | V    |
| Voltage on Any Other Pin Relative to Vss | Vin    | -0.3 to 3.6 | V    |
| Power Dissipation                        | PD     | 1.4         | W    |
| Storage Temperature                      | Тѕтс   | -65 to 150  | °C   |
| Operating Temperature                    | Topr   | 0 to 70     | °C   |
| Storage Temperature Range Under Bias     | TBIAS  | -10 to 85   | °C   |

<sup>\*</sup>Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **OPERATING CONDITIONS** $(0^{\circ}C \le TA \le 70^{\circ}C)$

| PARAMETER      | SYMBOL | MIN   | Тур. | MAX   | UNIT |
|----------------|--------|-------|------|-------|------|
| Supply Voltage | VDD    | 2.375 | 2.5  | 2.625 | V    |
|                | VDDQ   | 2.375 | 2.5  | 2.625 | V    |
| Ground         | Vss    | 0     | 0    | 0     | V    |

<sup>\*</sup>Note: VDD and VDDQ must be supplied with identical vlotage levels.

## CAPACITANCE\*(TA=25°C, f=1MHz)

| PARAMETER          | SYMBOL | TEST CONDI- | MIN | MAX | UNIT |
|--------------------|--------|-------------|-----|-----|------|
| Input Capacitance  | CIN    | VIN=0V      | -   | 6   | pF   |
| Output Capacitance | Соит   | Vout=0V     | -   | 8   | pF   |

\*Note: Sampled not 100% tested.




# 256Kx36 & 512Kx18 Pipelined NtRAM<sup>TM</sup>

### DC ELECTRICAL CHARACTERISTICS(VDD=2.5V ±5%, TA=0°C to +70°C)

| PARAMETER                        | SYMBOL | TEST CONDITIONS  |     | MIN   | MAX            | UNIT | NOTES |
|----------------------------------|--------|--|-----|-------|----------------|------|-------|
| Input Leakage Current(except ZZ) | lı∟    | VDD=Max ; VIN=Vss to VDD   |     | -2    | +2             | μΑ   |       |
| Output Leakage Current           | lol    | Output Disabled,   |     | -2    | +2             | μΑ   |       |
| On and the One of                | Icc    |  | -16 | - 350 | 350            | mA   |       |
|                                  |        | VDD=Max IOUT=0mA   | -15 | -     | 320            |      | 1,2   |
| Operating Current                |        | Cycle Time ≥ tcyc Min  | -13 | -     | 300            |      | 1,∠   |
|                                  |        |  | -10 | -     | 250            |      |       |
| Standby Current                  | Isb    | De                                      | -16 | -     | 70<br>60<br>50 |      |       |
|                                  |        | ZZ≤VıL, f=Max, All Inputs≤0.2V or ≥ VDD-0.2V                                   | -15 | -     |                | mA   |       |
|                                  |        |  | -13 | -     |                |      |       |
|                                  |        |  | -10 | -     | 40             |      |       |
|                                  | ISB1   | Device deselected, IOUT=0mA, ZZ≤0.2V, f=0, All Inputs=fixed (VDD-0.2V or 0.2V) |     |       | 20             | mA   |       |
|                                  | ISB2   | Device deselected, Iouт=0mA, ZZ≥Vdd-0.2V, f=Max, All Inputs≤ViL or ≥ViH        |     | -     | 20             | mA   |       |
| Output Low Voltage               | Vol    | IoL=1.0mA  |     | -     | 0.4            | V    |       |
| Output High Voltage              | Voн    | IOH=-1.0mA   |     | 2.0   | -              | V    |       |
| Input Low Voltage                | VIL    |  |     | -0.3* | 0.7            | V    |       |
| Input High Voltage               | ViH    |  |     | 1.7   | VDD+0.3**      | V    | 3     |

Notes: 1. Reference AC Operating Conditions and Characteristics for input and timing.

Data states are all zero.
 In Case of I/O Pins, the Max. VIH=VDDQ+0.3V



## **TEST CONDITIONS**

(TA=0 to 70°C, VDD=2.5V ±5%, unless otherwise specified)


| PARAMETER  | VALUE      |
|--|------------|
| Input Pulse Level                                | 0 to 2.5V  |
| Input Rise and Fall Time(Measured at 20% to 80%) | 1.0V/ns    |
| Input and Output Timing Reference Levels         | 1.25V      |
| Output Load                                      | See Fig. 1 |




# 256Kx36 & 512Kx18 Pipelined NtRAM<sup>TM</sup>

Output Load(A)

Output Load(B), (for tLzc, tLzOE, tHzOE & tHzC)





\* Including Scope and Jig Capacitance

Fig. 1

#### **AC TIMING CHARACTERISTICS**

 $(VDD=2.5V \pm 5\%, TA=0 \text{ to } 70^{\circ}\text{C})$ 

| PARAMETER                             | SYMBOL | -16 |     | -15 |     | -13 |     | -10  |     | LINUT |
|---------------------------------------|--------|-----|-----|-----|-----|-----|-----|------|-----|-------|
|                                       |        | MIN | MAX | MIN | MAX | MIN | MAX | MIN  | MAX | UNIT  |
| Cycle Time                            | tcyc   | 6.0 | -   | 6.7 | -   | 7.5 | -   | 10.0 | -   | ns    |
| Clock Access Time                     | tcp    | -   | 3.5 | -   | 3.8 | -   | 4.2 | -    | 5.0 | ns    |
| Output Enable to Data Valid           | toe    | -   | 3.5 | -   | 3.8 | -   | 4.2 | -    | 5.0 | ns    |
| Clock High to Output Low-Z            | tLZC   | 1.5 | -   | 1.5 | -   | 1.5 | -   | 1.5  | 1   | ns    |
| Output Hold from Clock High           | tон    | 1.5 | -   | 1.5 | -   | 1.5 | -   | 1.5  | -   | ns    |
| Output Enable Low to Output Low-Z     | tlzoe  | 0   | -   | 0   | -   | 0   | -   | 0    | 1   | ns    |
| Output Enable High to Output High-Z   | tHZOE  | -   | 2.7 | -   | 3.0 | -   | 3.5 | -    | 3.5 | ns    |
| Clock High to Output High-Z           | tHZC   | -   | 2.7 | -   | 3.0 | -   | 3.5 | -    | 3.5 | ns    |
| Clock High Pulse Width                | tсн    | 2.2 | -   | 2.5 | -   | 3.0 | -   | 3.0  | 1   | ns    |
| Clock Low Pulse Width                 | tcL    | 2.2 | -   | 2.5 | -   | 3.0 | -   | 3.0  | -   | ns    |
| Address Setup to Clock High           | tas    | 1.5 | -   | 1.5 | -   | 1.5 | -   | 1.5  | 1   | ns    |
| CKE Setup to Clock High               | tces   | 1.5 | -   | 1.5 | -   | 1.5 | -   | 1.5  | -   | ns    |
| Data Setup to Clock High              | tDS    | 1.5 | -   | 1.5 | -   | 1.5 | -   | 1.5  | -   | ns    |
| Write Setup to Clock High (WE, BWx)   | tws    | 1.5 | -   | 1.5 | -   | 1.5 | -   | 1.5  | -   | ns    |
| Address Advance Setup to Clock High   | tadvs  | 1.5 | -   | 1.5 | -   | 1.5 | -   | 1.5  | -   | ns    |
| Chip Select Setup to Clock High       | tcss   | 1.5 | -   | 1.5 | -   | 1.5 | -   | 1.5  | -   | ns    |
| Address Hold from Clock High          | tah    | 0.5 | -   | 0.5 | -   | 0.5 | -   | 0.5  | -   | ns    |
| CKE Hold from Clock High              | tCEH   | 0.5 | -   | 0.5 | -   | 0.5 | -   | 0.5  | -   | ns    |
| Data Hold from Clock High             | tDH    | 0.5 | -   | 0.5 | -   | 0.5 | -   | 0.5  | -   | ns    |
| Write Hold from Clock High (WE, BWEx) | twn    | 0.5 | -   | 0.5 | -   | 0.5 | -   | 0.5  | -   | ns    |
| Address Advance Hold from Clock High  | tadvh  | 0.5 | -   | 0.5 | -   | 0.5 | -   | 0.5  | -   | ns    |
| Chip Select Hold from Clock High      | tcsH   | 0.5 | -   | 0.5 | -   | 0.5 | -   | 0.5  | -   | ns    |
| ZZ High to Power Down                 | tpds   | 2   | -   | 2   | -   | 2   | -   | 2    | -   | cycle |
| ZZ Low to Power Up                    | tpus   | 2   | -   | 2   | -   | 2   | -   | 2    | -   | cycle |

Notes: 1. All address inputs must meet the specified setup and hold times for all rising clock(CLK) edges when ADV is sampled low and  $\overline{\text{CS}}$  is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.

2. Chip selects must be valid at each rising edge of CLK(when ADV is Low) to remain enabled.

4. To avoid bus contention, At a given voltage and temperature tLzc is more than tHzc.

It is not possible for two SRAMs on the same board to be at such different voltage and temperature.



<sup>3.</sup> A write cycle is defined by WE low having been registered into the device at ADV Low, A Read cycle is defined by WE High with ADV Low, Both cases must meet setup and hold times.

The specs as shown do not imply bus contention because tLzc is a Min. parameter that is worst case at totally different test conditions (0°C,2.625V) than tHzc, which is a Max. parameter(worst case at 70°C,2.375V)

#### **SLEEP MODE**

SLEEP MODE is a low current, power-down mode in which the device is deselected and current is reduced to IsB2. The duration of SLEEP MODE is dictated by the length of time the ZZ is in a High state.

After entering SLEEP MODE, all inputs except ZZ become disabled and all outputs go to High-Z

The ZZ pin is an asynchronous, active high input that causes the device to enter SLEEP MODE.


When the ZZ pin becomes a logic High, ISB2 is guaranteed after the time tzzı is met. Any operation pending when entering SLEEP MODE is not guaranteed to successful complete. Therefore, SLEEP MODE (READ or WRITE) must not be initiated until valid pending operations are completed. similarly, when exiting SLEEP MODE during tpus, only a DESELECT or READ cycle should be given while the SRAM is transitioning out of SLEEP MODE.

#### **SLEEP MODE ELECTRICAL CHARACTERISTICS**


 $(VDD, VDDQ=2.5V \pm 5\%)$ 

| DESCRIPTION                       | CONDITIONS | SYMBOL | MIN | MAX | UNITS |
|-----------------------------------|------------|--------|-----|-----|-------|
| Current during SLEEP MODE         | ZZ ≥ ViH   | ISB2   |     | 10  | mA    |
| ZZ active to input ignored        |            | tpds   | 2   |     | cycle |
| ZZ inactive to input sampled      |            | tpus   | 2   |     | cycle |
| ZZ active to SLEEP current        |            | tzzı   |     | 2   | cycle |
| ZZ inactive to exit SLEEP current |            | trzzi  | 0   |     |       |


#### SLEEP MODE WAVEFORM




























# 256Kx36 & 512Kx18 Pipelined NtRAM<sup>TM</sup>

#### **PACKAGE DIMENSIONS**

