


## PULSE DIALER WITH REDIAL


**KK5851**

The KK5851 is a monolithic CMOS integrated circuit which uses an inexpensive RC oscillator for its frequency reference and provides all the features required for implementing a pulse dialer with 32 digit redial.

- Wide operating voltage range (2.0~6.0V)
- Low power dissipation
- Use either a standard 2 of 7 matrix keyboard with negative true common or the inexpensive form A-type keyboard
- Make/Break ratio can be selected
- Redial with \* or #
- Continuous MUTE
- Power up clear circuitry on chip
- 10 pps/20 pps can be selected








### LOGIC DIAGRAM




### PIN ASSIGNMENT

$V_{CC}$	1 ●	18	PULSE
$V_{REF}$	2	17	OH
$\overline{COL1}$	3	16	$\overline{ROW1}$
$\overline{COL2}$	4	15	$\overline{ROW2}$
$\overline{COL3}$	5	14	$\overline{ROW3}$
GND	6	13	$\overline{ROW4}$
RC1	7	12	$\overline{MUTE}$
RC2	8	11	M/B
RC3	9	10	PPS

## PIN DESCRIPTION

NAME	PIN	DESCRIPTION
$V_{CC}$	1	<p>Positive supply pin.</p> <p>The voltage on this pin is measured relative to Pin 6 and is supplied from a 150<math>\mu</math>A current source. This voltage should be regulated to less than 6.0 volts using on external form or regulation.</p>
$V_{REF}$	2	<p>The <math>V_{REF}</math> output provides reference voltage that tracks internal parameters of the KK5851N. <math>V_{REF}</math> provides a negative voltage reference to the <math>V_{CC}</math> supply. Its magnitude will be approximately 0.6 volt higher than the minimum operating voltage of each particular KK5851N.</p> <p>The typical application would be to connect the <math>V_{REF}</math> pin to the GND pin (Pin 6). The supply to the <math>V_{CC}</math> pin (Pin 1) should then be regulated to 150<math>\mu</math>A (<math>I_{OP}</math> max). with this amount of supply current, operation of the KK851N is guaranteed.</p> <p>The internal circuit of the <math>V_{REF}</math> function is shown in Figure 1 with its associated I-V characteristic</p> 
Row1-Row4, Col1-Col4	3,4,5,13, 14,15,16	<p>Keyboard inputs.</p> <p>The KK5851N incorporates an innovative keyboard scheme that allows either the standard 2-of-7 keyboard with negative common or the inexpensive single contact (form A) keyboard to be used.</p> <p>A valid key entry is defined by either a single row being connected to a single column or GND being simultaneously presented to both a single row and column. When in the on-hook mode, the row and column inputs are held high and no keyboard inputs are accepted.</p> <p>When off-hook, the keyboard is completely static until the initial valid key input is sensed. The oscillator is then enabled and the rows and columns are scanned alternately (pulled high, then low) to verify the varied input. The input must remain valid for 10msec of debounce time to be accepted.</p> <div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>Form A type keyboard</p>  </div> <div style="text-align: center;"> <p>2 of 7 keyboard (negative common)</p>  </div> </div> <div style="display: flex; justify-content: space-around; margin-top: 20px;"> <div style="text-align: center;"> <p>2 of 7 keyboard</p>  </div> <div style="text-align: center;"> <p>Electronic input</p>  </div> </div>
GND	6	Negative supply

		pin is connected to the common part in general applications.									
RC1-RC3	7,8,9	<p>Oscillator</p> <p>The KK5851N contains on-chip inverters to provide oscillator which will operate with a minimum external components.</p> <p>Following figure shows the on-chip configuration with the necessary external components. Optimum stability occurs with the ration <math>K=R_S/R</math> equal to 10</p> <p>The oscillator period is given by:</p> $T=RC(1.386+(3.5KC_S)/C-(2K/(K+1))) \text{ in } (K/(1.5K + 0.5))$ <p>Where <math>C_S</math> is the stray capacitance on Pin 7.</p> <p>Accuracy and stability will be enhanced with this capacitance minimized.</p> 									
PPS	10	<p>10/20pps Select</p> <p>Connecting this pin to GND (pin 6) will select an output pulse rate of 10pps.</p> <p>Connecting the pin <math>V_{CC}</math> (pin 1) will select an output pulse rate of 20pps.</p>									
M/B	11	<p>Make/break Select</p> <p>The Make/Break pin controls the Make/Break ratio of the pulse output. The make/Break ratio is controlled by connection <math>V_{CC}</math> or GND to this pin as shown in the following table.</p> <table border="1"> <thead> <tr> <th>Input</th><th>Make</th><th>Break</th></tr> </thead> <tbody> <tr> <td><math>V_{CC}</math> (Pin1)</td><td>33.4%</td><td>66.6%</td></tr> <tr> <td>GND(Pin 6)</td><td>40%</td><td>60%</td></tr> </tbody> </table>	Input	Make	Break	$V_{CC}$ (Pin1)	33.4%	66.6%	GND(Pin 6)	40%	60%
Input	Make	Break									
$V_{CC}$ (Pin1)	33.4%	66.6%									
GND(Pin 6)	40%	60%									
Mute	12	<p>Mute Output</p> <p>The mute output is an open-drain N-Channel transistor designed to drive external bipolar transistor.</p> <p>This circuitry is usually <u>used</u> to mute the receiver during outpulsing. As shown in Fig. 2 the KK5851N mute output turns on (pulls to the <math>V_{GND}</math>-supply) at the beginning of the predigital pause and turns off (goes to an open circuit) following the last break.</p> <p>The delay from the end of the last break until the mute output turns off is mute overlap and is specified as <math>t_{MO}</math>.</p>									
OH	17	<p>ON-HOOK/TEST</p> <p>This pin detects the state of the hook switch contact “OFF HOOK” corresponds to <math>V_{SS}</math> condition. “ON HOOK” corresponds to <math>V_{DD}</math> condition. When outpulsing in this mode, which can be up to 300msec, is completed, the circuit is deactivated and will require current only necessary to sustain the memory and power-up-clear detect circuitry (refer to the electrical specifications).</p> <p>Upon retuning off-hook, a negative transistion on the mute output will insure the speech network is connected to the line. If the first key entry is either a * or #, the</p>									

		number sequence stored on-chip will be outpulsed. Any other valid key entries will clear the memory and outpulse the new number sequence.
<u>PULSE</u>	18	<b>Pulse Output</b> The Pulse output is an open drain N-channel transistor designed to drive external bipolar transistor. These transistor would normally be used to pulse the telephone line by disconnecting and connecting the network. The KK5851N pulse output is an open circuit during make and pulls to the GND supply during break.

## MAXIMUM RATINGS\*

Symbol	Parameter	Value	Unit
$V_{CC}$	DC Supply Voltage (Referenced to GND)	-0.3 to +6.2	V
$V_{IN}$	DC Input Voltage (Referenced to GND)	-0.3 to $V_{CC} + 0.3$	V
$P_D$	Power Dissipation in Still Air **	500	mW
Tstg	Storage Temperature	-40 to +125	°C

\* Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

\*\* Derating:  $-10 \text{ mW}/^{\circ}\text{C}$  from 65°C to 70°C.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
$V_{CC}$	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
$V_{IN}$	DC Input Voltage (Referenced to GND)	0	$V_{CC}$	V
$T_A$	Operating Temperature	-20	+70	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to the range  $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.


**DC ELECTRICAL CHARACTERISTICS**(Voltages Referenced to GND,  $V_{CC} = 2.0\text{ V to }6.0\text{ V}$ ,  
 $T_A = -20\text{ to }+70^\circ\text{C}$ ,  $F_{OSC}=2.4\text{ KHz}$ )

Symbol	Parameter	Test Conditions	Guaranteed Limits			Unit
			Min	Typ	Max	
$V_{IH}$	Input High Voltage		$0.8V_{CC}$		$V_{CC}$	V
$V_{IL}$	Input Low Voltage		0		$0.2V_{CC}$	V
$V_{DR}$	Minimum Memory Retention Voltage		1.0			V
$I_{OL}$	Output Leakage Current	$V_{CC}=6.0\text{V}$ , MUTE,PULSE=6.0V			1	$\mu\text{A}$
$I_{OL1}$	Minimum Output <u>current</u> (MUTE,PULSE)	$V_O=0.8\text{V}$ , $V_{CC}=2.5\text{V}$	0.5			mA
$I_{OL2}$	Minimum Output <u>current</u> (MUTE,PULSE)	$V_O=0.8\text{V}$ , $V_{CC}=3.5\text{V}$	1.7			mA
$I_{OD}$	Operating Current	All output under no load, $V_{CC}=2.0\text{V}$			150	$\mu\text{A}$
$I_{SD}$	Maximum Standby Current	$V_{CC}=2.5\text{V}$ $V_{IH}=2.5\text{V}$			1	$\mu\text{A}$
$I_{REF}$	Minimum Reference Current	$V_{CC}=6.0\text{V}$	1			$\mu\text{A}$

**AC ELECTRICAL CHARACTERISTICS** ( $F_{OSC} = 2.4\text{ KHz}$ ,  $V_{CC}=2.0\text{ to }6.0\text{ V}$ ,  $T_A=-20\text{ to }+70^\circ\text{C}$  )



Symbol	Parameter	Test Conditions	Guaranteed Limit			Unit
			Min.	Typ.	Max	
$T_{KD}$	Minimum Valid Key Entry Time		20			mS
$T_{OH}$	On Hook Time Required to Clear Memory (Figure 2)		300			mS
$T_{IDR}$	Inter Digital Pause (Figure 2)			800		mS
$\Delta f$	Frequency Sability			$\pm 10$		%
$T_{MO}$	<u>Recovery Time</u> , MUTE to PULSE (Figure 2)			800		mS
$T_{PDP}$	Maximum Pre-digital Pause (Figure 2)				30	mS
$T_{DP}$	Maximum Delay Time, <u>Key Input</u> to PULSE (Figure 2)				50	mS
M/B	Make/Break Ratio			1/2		M/B= $V_{CC}$
				2/3		M/B=GND

# **TIMING DIAGRAMM**



**Figure 2**

## N SUFFIX PLASTIC DIP (MS - 001AC)




$\oplus 0.25 (0.010) \text{ (M) T}$

### NOTES:

1. Dimensions "A", "B" do not include mold flash or protrusions.

Maximum mold flash or protrusions 0.25 mm (0.010) per side.



Symbol	Dimension, mm	
	MIN	MAX
A	22.35	23.37
B	6.1	7.11
C		5.33
D	0.36	0.56
F	1.14	1.78
G	2.54	
H	7.62	
J	0°	10°
K	2.92	3.81
L	7.62	8.26
M	0.2	0.36
N	0.38	