

# DC-COUPLED VERTICAL DEFLECTION CIRCUIT

## **FEATURES**

- Few external components
- Highly efficient fully DC-coupled vertical output bridge circuit
- Vertical flyback switch
- Guard circuit
- Protection against:
  - short-circuit of the output pins (7 and 4)
  - short-circuit of the output pins to VP
- Temperature (thermal) protection
- High EMC immunity because of common mode inputs
- A guard signal in zoom mode.

#### **GENERAL DESCRIPTION**

The KKA8351 is a power circuit for use in  $90^{\circ}$  and  $110^{\circ}$ 

colour deflection systems for field frequencies of 50 to

120 Hz. The circuit provides a DC driven vertical deflection output circuit, operating as a highly efficient class G system.

#### QUICK REFERENCE DATA


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
DC supply			•		•	
V <sub>p</sub>	supply voltage		9	-	25	V
Iq	quiescent supply current		-	30	-	mA
Vertical circuit						
I <sub>o(p-p)</sub>	output current (peak-to-peak value)		_	_	3	А
I diff(p-p)	differential input current (peak- to-peak value)		_	600	_	μА
$V_{\text{diff}(p-p)}$	differential input voltage (peak-to-peak value)		_	1.5	1.8	V
Flyback switch						
I <sub>M</sub>	peak output current		-	-	±1.5	Α
$V_{fb}$	flyback supply voltage		-	-	50	V
		note 1	-	-	60	V
Thermal data (in acc	cordance with IEC 747-1)					
T stg	storage temperature		-55	-	+150	°C
I <sub>amb</sub>	operating ambient temperature		-25	-	+75	°C
T <sub>vj</sub>	virtual junction temperature		-	-	150	°C

# Note

A flyback supply voltage of >50 V up to 60 V is allowed in application. A 220 nF capacitor in series with a 22  $\Omega$  resistor (dependent on I<sub>o</sub> and the inductance of the coil) has to be connected between pin 7 and ground. The decoupling capacitor of V<sub>FB</sub> has to be connected between pin 6 and pin 3. The supply voltage line must have a resistance of 33  $\Omega$ .



# BLOCK DIAGRAM.






#### **PINNING**

SYMBOL	PIN	DESCRIPTION
I drive(pos)	1	input power-stage (positive); includes $I_{i(sb)}$ signal bias
I drive(neg)	2	input power-stage (negative); includes $I_{i(sb)}$ signal bias
V <sub>p</sub>	3	operating supply voltage
V <sub>O(B)</sub>	4	output voltage B
GND	5	ground
$V_{fb}$	6	input flyback supply voltage
$V_{o(a)}$	7	output voltage A
$V_{o(guard)}$	8	guard output voltage
V <sub>I(fb)</sub>	9	input feedback voltage

#### PIN CONFIGURATION



#### **FUNCTIONAL DESCRIPTION**

The vertical driver circuit is a bridge configuration. The deflection coil is connected between the output amplifiers, which are driven in phase opposition. An external resistor ( $R_{\text{M}}$ ) connected in series with the deflection coil provides internal feedback information. The differential input circuit is voltage driven. An external resistor ( $R_{\text{CON}}$ ) connected between the differential input determines the output current through the deflection coil. The relationship between the differential input current and the output current is defined by:  $I_{\text{diff}} \times R_{\text{CON}} = I_{\text{coi}}I \times R_{\text{M}}$ . The output current is adjustable from 0.5 A (p-p) to 3 A (p-p) by varying RM. The maximum input differential voltage is 1.8 V. In the application it is recommended that  $V_{\text{diff}} = 1.5 \text{ V}$  (typ). This is recommended because of the spread of input current and the spread in the value of  $R_{\text{CON}}$ .

The flyback voltage is determined by an additional supply voltage  $V_{\text{FB}}$ . The principle of operating with two supply voltages (class G) makes it possible to fix the supply voltage  $V_{\text{PB}}$  optimum for the scan voltage and the second supply voltage  $V_{\text{FB}}$  optimum for the flyback voltage. Using this method, very high efficiency is achieved.

The supply voltage  $V_{\text{FB}}$  is almost totally available as flyback voltage across the coil, this being possible due to the absence of a decoupling capacitor (not necessary, due to the bridge configuration). The output circuit is fully protected against the following:

- thermal protection
- short-circuit protection of the output pins (pins 4 and 7)
- short-circuit of the output pins to V<sub>p</sub>.

A guard circuit Vo(guard) is provided. The guard circuit is activated at the following conditions:

- during flyback
- during short-circuit of the coil and during short-circuit of the output pins (pins 4 and 7) to V<sub>p</sub> or ground
- during open loop
- when the thermal protection is activated.

This signal can be used for blanking the picture tube screen.



## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IRC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
DC supply	1	1			
V <sub>p</sub>	supply voltage	non-operetion	-	40	V
			-	25	V
$V_{FB}$	flyback supply voltage		-	50	V
		note 1	-	60	V
Vertical circui	t '	1			
I <sub>O(A)</sub>	output current (peak-to-peak	note 2	-	3	Α
V <sub>O(A)</sub>	output voltage (pin 7)		-	52	V
		note 1	-	62	V
Flyback switch	h	1	1	1	
I <sub>M</sub>	peak output current		-	±1.5	А
Thermal data	(in accordance with IEC 747-1)	1	-1	1	
T <sub>stg</sub>	storage temperature		-55	+150	°C
I <sub>amb</sub>	operating ambient temperature		-25	+75	°C
$T_{vj}$	virtual junction temperature		-	150	°C
R <sub>th vj-c</sub>	resistance v <sub>j</sub> -case		-	4	K/W
R <sub>th vj-a</sub>	resistance v <sub>j</sub> -ambient in free air		-	40	K/W
t <sub>sc</sub>	short-circuiting time	note 3	-	1	hr

#### **Notes**

- 1. A flyback supply voltage of >50 V up to 60 V is allowed in application. A 220 nF capacitor in series with a 22  $\Omega$  resistor (dependent on I<sub>o</sub> and the inductance of the coil) has to be connected between pin 7 and ground. The decoupling capacitor of V<sub>FB</sub> has to be connected between pin 6 and pin 3. The supply voltage line must have a resistance of 33  $\Omega$ .
- 2. Io maximum determined by current protection.
- 3.  $U_P$  to  $V_P = 18 \text{ V}$ .



## **CHARACTERISTICS**

 $V_p = 17.5 \text{ V}; T_{amb} = 25 \, {}^{0}\text{C}; V_{FB} = 45 \, \text{V}; t_j = 50 \, \text{Hz}; I_{I(sb)} = 400 \, \mu\text{A}.$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
DC supply	,			· · ·		•
V <sub>P</sub>	operating supply voltage		9.0	-	25	V
V <sub>FB</sub>	flyback supply voltage		$V_P$	-	50	V
		note 1	V <sub>P</sub>	-	60	V
I <sub>a</sub>	supply current	no signal; no load	-	30	55	mA
Vertical ci	rcuit			•	•	•
Vo	output voltage swing (scan)	I <sub>diff</sub> = 0.6 mA (p-p); V <sub>diff</sub> = 1.8 V (p-p); I <sub>O</sub> = 3 A (p-p)	19.8	-	-	V
LE	linearity error	$I_0 = 3 \text{ A (p-p)}$ ; note 2	-	1	2	%
		$I_0 = 50 \text{ mA (p-p)}; \text{ note } 2$	-	1	2	%
Vo	output voltage swing (flyback) V <sub>O(A)</sub> - V <sub>O(B)</sub>	$I_{diff} = 0.3 \text{ mA};$ $I_{O} = 1.5 \text{ A (M)}$	-	39	-	V
$V_{DF}$	forward voltage of the internal efficiency diode (V <sub>O(A)</sub> - V <sub>FB</sub> )	$I_{O} = -1.5 \text{ A (M)}$ $I_{diff} = 0.3 \text{ mA}$	-	-	1.5	V
I I <sub>os</sub> I	output offset current	$I_{\text{diff}} = 0;$ $I_{\text{I(sb)}} = 50 \text{ to } 500  \mu\text{A}$	-	-	30	mA
I V <sub>os</sub> I	offset voltage at the input of the feedback amplifier (V <sub>I(fb)</sub> - V <sub>O(B)</sub> )	$I_{\text{diff}} = 0;$ $I_{\text{l(sb)}} = 50 \text{ to } 500  \mu\text{A}$	-	-	18	mV
$\Delta V_{os}T$	output offset voltage as a function of temperature	I <sub>diff</sub> = 0	-	-	72	μV/K
V <sub>O(A)</sub>	DC output voltage	I <sub>diff</sub> = 0; note 3	-	8.0	-	V
G <sub>vo</sub>	open-loop voltage gain (V <sub>7-4</sub> /V <sub>1-2)</sub> )	notes 4 and 5	-	80	-	dB
- 70	open loop voltage gain( $V_{7-4}/V_{1-2}$ ); $V_{1-2} = 0$ )	note 4	-	80	-	dB
$V_R$	voltage ratio V <sub>1-2</sub> /V <sub>9-4</sub>		-	0	-	dB
t <sub>res</sub>	frequency response (-3 dB)	open loop; note 6	-	40	-	Hz
G <sub>i</sub>	current gain (I <sub>O</sub> /I <sub>diff</sub> )		-	5000	-	
ΔG <sub>C</sub> T	current gain drift as a function of temperature		-	-	10 <sup>-4</sup>	K
I <sub>I(sb)</sub>	signal bias current		50	400	500	μА
I <sub>FB</sub>	flyback supply current	during scan	-	-	100	μА
PSRR	power supply ripple rejection	note 7	-	80	-	dΒ
V <sub>I(DC)</sub>	DC input voltage		-	2.7	_	V
V <sub>ICM)</sub>	common mode input voltage	I <sub>I(sb)</sub> = 0	0	-	1.6	V
I <sub>bias</sub>	input bias current	$I_{l(sb)} = 0$	-	0.1	0.5	μА
I <sub>O(CM)</sub>	common mode output current	$\Delta I_{l(sb)} = 300 \mu A (p-p);$ $f_i = 50 \text{ Hz}; I_{diff} = 0$	-	0.2	-	mA
Guard circ	cuit	, , , , , , , , , , , , , , , , , , ,	•	•		
Io	output current	not active; V <sub>O(guard)</sub> = 0 V	-	-	50	μΑ
		active; V <sub>O(guard)</sub> = 4.5 V	1	-	2.5	mA
V <sub>O(guard)</sub>	output voltage on pin 8	$I_O = 100 \mu\text{A}$	-	-	5.5	V
~ (9aara)	allowable voltage on pin 8	maximum leakage current = 10 μA;	-	-	40	V

#### **Notes**

- 1. A flyback supply voltage of >50 V up to 60 V is allowed in application. A 220 nF capacitor in series with a 22  $\Omega$  resistor (dependent on I<sub>o</sub> and the inductance of the coil) has to be connected between pin 7 and ground. The decoupling capacitor of V<sub>FB</sub> has to be connected between pin 6 and pin 3. The supply voltage line must have a resistance of 33  $\Omega$ .
- 2. The linearity error is measured without S-correction and based on the same measurement principle as performed on the screen. The measuring method is as follows:



Divide the output signal  $I_4$  -  $I_7$  ( $V_{RM}$ ) into 22 equal parts ranging from 1 to 22 inclusive. Measure the value of two succeeding parts called one block starting with part 2 and 3 (block 1) and ending with part 20 and 21 (block 10). Thus part 1 and 22 are unused. The equations for linearity error for adjacent blocks (LEAB) and not adjacent blocks (NAB) are given below

$$LEAB = \frac{a_k - a_{(k+1)}}{a_{avg}}; NAB = \frac{a_{\max} - a_{\min}}{a_{avg}}$$

- 3. Referenced to  $V_P$ .
- 4. V values with formulae, relate to voltages at or between relating pin numbers, i.e.  $V_{7-4}/V_{1-2} = voltage$  value across pins 7 and 4 divided by voltage value across pins 1 and 2.
- 5. V<sub>9-4</sub> AC short-circuited.
- 6. Frequency response  $V_{7-4}/V_{9-4}$  is equal to frequency response  $V_{7-4}/V_{1-2}$ .
- 7. At  $V_{(ripple)}$  = 500 mV eff; measured across  $R_M$ ;  $f_j$  = 50 Hz.

## • 9-Pin Plastic Power Single-in-Line (SIL-9MPF, SOT 131-2)

