<ul> <li>Member of the Texas Instruments</li> <li>Widebus™ Family</li> </ul>	DGG, DGV, OR (TOP \	
<ul><li>Operates From 1.65 V to 3.6 V</li></ul>	10E [1	48 2OE
<ul> <li>Inputs Accept Voltages to 5.5 V</li> </ul>	1Y1 <b>2</b>	47 1 1A1
Max t <sub>pd</sub> of 4.1 ns at 3.3 V	1Y2 🛮 3	46 1A2
Typical V <sub>OLP</sub> (Output Ground Bounce)	GND 🛮 4	45 GND
<0.8 V at $V_{CC} = 3.3 \text{ V}$ , $T_A = 25^{\circ}\text{C}$	1Y3 🛮 5	44 🛚 1A3
<ul> <li>Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)</li> </ul>	1Y4 <b>[</b> ] 6	43 1A4
>2 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$	V <sub>CC</sub> 7	42 V <sub>CC</sub>
<ul> <li>I<sub>off</sub> Supports Partial-Power-Down Mode</li> </ul>	2Y1 [ 8 2Y2 [ 9	41 2A1 40 2A2
Operation	GND 10	39 GND
<ul> <li>Supports Mixed-Mode Signal Operation on</li> </ul>	2Y3 11	38 2A3
All Ports (5-V Input/Output Voltage With	2Y4 🛮 12	37 🛮 2A4
3.3-V V <sub>CC</sub> )	3Y1 🛮 13	36 🛚 3A1
Bus Hold on Data Inputs Eliminates the	3Y2 🛮 14	35 🛚 3A2
Need for External Pullup/Pulldown	GND 15	34 GND
Resistors	3Y3 🛮 16	33 A3
Latch-Up Performance Exceeds 250 mA Per  LEGD 47	3Y4 🛮 17	32 3A4
JESD 17	V <sub>CC</sub>	31 V <sub>CC</sub> 30 4A1
ESD Protection Exceeds JESD 22     Section Exceeds JESD 22	4Y2 20	29 4A1
<ul><li>2000-V Human-Body Model (A114-A)</li><li>200-V Machine Model (A115-A)</li></ul>	GND 21	28 GND
- 200-V Wachine Woder (ATTS-A)	4Y3 22	27 d 4A3
description/ordering information	4Y4 🛮 23	26 <b>[</b> ] 4A4
·	4 <mark>0E</mark> [ 24	25 3OE
This 16-bit buffer/driver is designed for 1.65-V to		

The SN74LVCH16244A is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (OE) inputs.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### ORDERING INFORMATION

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	CCOD DI	Tube	SN74LVCH16244ADL	1)/01/400444
	SSOP – DL	Tape and reel	SN74LVCH16244ADLR	LVCH16244A
4000 to 0500	TSSOP - DGG	Tape and reel	SN74LVCH16244ADGGR	LVCH16244A
-40°C to 85°C	TVSOP - DGV	Tape and reel	SN74LVCH16244ADGVR	LDH244A
	VFBGA – GQL	Tono and roal	SN74LVCH16244AGQLR	LDH244A
	VFBGA – ZQL (Pb-free)	Tape and reel	SN74LVCH16244AZQLR	LUNZ44A

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

3.6-V V<sub>CC</sub> operation.




## description/ordering information (continued)

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

# GQL OR ZQL PACKAGE (TOP VIEW)



## terminal assignments

	1	2	3	4	5	6
Α	1OE	NC	NC	NC	NC	2OE
В	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	Vcc	Vcc	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
Е	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
Н	4Y1	4Y2	Vcc	Vcc	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
K	4OE	NC	NC	NC	NC	3OE


NC - No internal connection

# FUNCTION TABLE (each 4-bit buffer)

INPU	JTS	OUTPUT
ŌĒ	Α	Υ
Ĺ	Н	Н
L	L	L
Н	Χ	Z



## logic diagram (positive logic)



Pin numbers shown are for the DGG, DGV, and DL packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		
Input voltage range, V <sub>I</sub> (see Note 1)		–0.5 V to 6.5 V
Voltage range applied to any output in the high-	impedance or power-off state, VO	
(see Note 1)		–0.5 V to 6.5 V
Voltage range applied to any output in the high	or low state, V <sub>O</sub>	
(see Notes 1 and 2)		$10.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)		
Continuous output current, IO		±50 mA
Continuous current through each V <sub>CC</sub> or GND		±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3):	DGG package	70°C/W
-	DGV package	58°C/W
	DL package	63°C/W
	GQL/ZQL package	42°C/W
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The value of V<sub>CC</sub> is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



## SN74LVCH16244A **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCAS313N - NOVEMBER 1993 - REVISED AUGUST 2003

## recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
.,	Cumplicatella	Operating	1.65	3.6	V
VCC	CC Supply voltage	Data retention only	1.5		V
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>		
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
	V <sub>IL</sub> Low-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
VIL		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8	
٧ <sub>I</sub>	Input voltage	•	0	5.5	V
	0	High or low state	0	VCC	.,
۷O	V <sub>O</sub> Output voltage	3-state	0	5.5	V
		V <sub>CC</sub> = 1.65 V		-4	
		V <sub>CC</sub> = 2.3 V		-8	1 .
IOH	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA
		V <sub>CC</sub> = 3 V		-24	
		V <sub>CC</sub> = 1.65 V		4	
		V <sub>CC</sub> = 2.3 V		8	
I <sub>OL</sub> Low-level	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA
		V <sub>CC</sub> = 3 V		24	1
Δt/Δν	Input transition rise or fall rate	•		10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCAS313N - NOVEMBER 1993 - REVISED AUGUST 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	ONDITIONS	vcc	MIN	TYP† MAX	UNIT
	I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> -0.2		
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			
	$I_{OH} = -8 \text{ mA}$		2.3 V	1.7		.,
VOH			2.7 V	2.2		V
	I <sub>OH</sub> = −12 mA		3 V	2.4		
	$I_{OH} = -24 \text{ mA}$		3 V	2.2		
	I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V		0.2	
	$I_{OL} = 4 \text{ mA}$		1.65 V		0.45	
VOL	$I_{OL} = 8 \text{ mA}$		2.3 V		0.7	V
	I <sub>OL</sub> = 12 mA	I <sub>OL</sub> = 12 mA			0.4	
	$I_{OL} = 24 \text{ mA}$	3 V		0.55		
lį	V <sub>I</sub> = 0 to 5.5 V		3.6 V		±5	μΑ
	V <sub>I</sub> = 0.58 V		4 CE \/	15		
	V <sub>I</sub> = 1.07 V	1.65 V		-15		
	V <sub>I</sub> = 0.7 V	2.3 V		45		
l(hold)	V <sub>I</sub> = 1.7 V	2.5 V	-45		μА	
	V <sub>I</sub> = 0.8 V	2.1/	75			
	V <sub>I</sub> = 2 V	3 V	<b>-</b> 75			
	$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V		±500	
loff	$V_I$ or $V_O = 5.5 V$		0		±10	μΑ
loz	V <sub>O</sub> = 0 to 5.5 V		3.6 V		±10	μΑ
la a	$V_I = V_{CC}$ or GND	1- 0	261/		20	^
Icc	$3.6 \text{ V} \le \text{V}_{1} \le 5.5 \text{ V}$	IO = 0	3.6 V		20	μΑ
ΔlCC	One input at V <sub>CC</sub> – 0.6 V,	Other inputs at $V_{\hbox{\footnotesize CC}}$ or GND	2.7 V to 3.6 V		500	μΑ
Ci	$V_I = V_{CC}$ or GND	3.3 V		5.5	pF	
Co	$V_O = V_{CC}$ or GND		3.3 V		6	pF

<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> =	2.5 V 2 V	VCC =	2.7 V	V <sub>CC</sub> =	3.3 V 3 V	UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	А	Υ	1.5	6.6	1	3.9	1	4.7	1.1	4.1	ns
t <sub>en</sub>	ŌE	Y	1.5	7.5	1	4.7	1	5.8	1	4.6	ns
<sup>t</sup> dis	ŌĒ	Υ	1.5	10.3	1	5.3	1	6.2	1.8	5.8	ns
tsk(o)										1	ns



<sup>&</sup>lt;sup>‡</sup> This is the bus-hold maximum dynamic current required to switch the input from one state to another.

<sup>§</sup> This applies in the disabled state only.


# **SN74LVCH16244A** 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCAS313N - NOVEMBER 1993 - REVISED AUGUST 2003

## operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT		
	TAXAMETER	FARAIMETER		TYP	TYP	TYP	ONIT	
<u> </u>	Power dissipation capacitance	Outputs enabled	f 40 MH I-	33	32	35	~F	
C <sub>pd</sub>	per buffer/driver	Outputs disabled	tputs disabled f = 10 MHz		2	3	pF	




## PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	VLOAD
tPHZ/tPZH	GND

.,	INPUTS		.,	V		-	.,
VCC	٧ <sub>I</sub>	t <sub>r</sub> /t <sub>f</sub>	VM	VLOAD	CL	RL	$oldsymbol{V}_\Delta$
1.8 V ± 0.15 V	VCC	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	VCC	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	500 $\Omega$	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 $\Omega$	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ .
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



# ZQL (R-PBGA-N56)

## PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. MicroStar Junior™ BGA configuration.
- D. Falls within JEDEC MO-225 variation BA.
- E. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments.



## DGV (R-PDSO-G\*\*)

## 24 PINS SHOWN

### PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

# GQL (R-PBGA-N56)

## PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. MicroStar Junior™ BGA configuration.
- D. Falls within JEDEC MO-225 variation BA.
- E. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.

MicroStar Junior is a trademark of Texas Instruments.



## DL (R-PDSO-G\*\*)

## **48 PINS SHOWN**

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

## DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated