


## TELEPHONE SPEECH CIRCUIT WITH MULTIFREQUENCY TONE GENERATOR INTERFACE

- PRESENTS THE PROPER DC PATH FOR THE LINE CURRENT, PARTICULAR CARE BEING PAID TO HAVE LOW VOLTAGE DROP
- HANDLES THE VOICE SIGNAL, PERFORM-ING THE 2/4 WIRES INTERFACE AND CHANGING THE GAIN ON BOTH SENDING AND RECEIVING AMPLIFIERS TO COMPEN-SATE FOR LINE ATTENUATION BY SENSING EITHER THE LINE CURRENT OR THE LINE VOLTAGE. IN ADDITION, THE LS656 CAN ALSO WORK IN FIXED GAIN MODE
- ACTS AS LINEAR INTERFACE FOR MF, SUP-PLYING A STABILIZED VOLTAGE TO THE DIGITAL CHIP AND DELIVERING TO THE LINE THE MF TONES GENERATED BY THE M761


# DESCRIPTION

The LS656 is a monolithic integrated circuit in 16-lead plastic package to replace the hybrid circuit in telephone set. It works with the same type of transducers for both transmitter and receiver (typically dynamic capsules). Many of its electrical char-



acteristics can be controlled by means of external components to meet different specifications. In addition to the speech operation, the LS656 acts as an interface for the MF tone signal (particularly for M761 C/MOS frequency synthesizer).

### **BLOCK DIAGRAM (DIP16)**



June 1993


## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
VL	Line Voltage (3 ms pulse duration)	22	V
ΙL	Forward Line Current	150	mA
IL	Reverse Line Current	- 150	mA
Ptot	Total Power Dissipation at T <sub>amb</sub> = 70 °C	1	W
Top	Operating Temperature	- 45 to 70	°C
T <sub>stg</sub> , T <sub>j</sub>	Storage and Junction Temperature	- 65 to 150	°C


### THERMAL DATA

Symbol	Parameter	Value	Unit	
R th j-amb	Thermal Resistance Junction-ambient	Max	80	°C/W

## PIN CONNECTIONS (top view)



### **TEST CIRCUITS**



2/12

7929237 0053461 874

Figure 1.




Figure 2.




Figure 3.





Figure 4.



**ELECTRICAL CHARACTERISTICS** (refer to the test circuits,  $V_G = 1$  to 2V,  $I_L = 12$  to 80mA, S1, S2 and S3 in (a),  $T_{amb} = -25$  to  $+50^{\circ}$ C, f = 200 to 3400Hz, unless otherwise specified)

Symbol	Parameter	Parameter Test Conditions				Unit	Fig.
SPEECH (	OPERATION						
VL	Line Voltage	T <sub>amb</sub> = 25°C I <sub>L</sub> = 12mA I <sub>L</sub> = 30mA I <sub>L</sub> = 60mA	3.4		4.0 5.1 7.0	V	_
CMR	Common Mode Rejection	f = 1kHz	50			dB	1
Gs	Sending Gain	T <sub>amb</sub> = 25°C, f = 1kHz, V <sub>MI</sub> = 2mV I <sub>L</sub> = 25mA I <sub>L</sub> = 50mA	48 44		51 47	dB	2
	Sending Gain Flatness (versus frequency)	$V_{MI} = 2mV$ , $f_{ref} = 1kHz$	- 1		+ 1	dB	2
	Sending Gain Flatness (versus current)	V <sub>MI</sub> = 3 mV, I <sub>ref</sub> = 50mA, S3 in (b)	<b>– 1</b>		+ 1	dB	2
	Sending Distortion	$f = 1kHz, I_L = 16mA$ $V_{so} = 775mV$ $V_{so} = 900mV$			3 10	% %	2
	Sending Noise	$V_{MI} = 0V; V_G = 1V; S1 in (b)$		- 71		dBmp	2
	Microphone Input Impedance (pin 1-16)	V <sub>MI</sub> = 2mV	40			kΩ	
	Sending Gain in MF Operation	V <sub>MI</sub> = 2mV, S2 in (b)	- 30		<u> </u>	dB	2
GR	Receiving gain	$\label{eq:VRI} \begin{array}{l} V_{RI} = 0.3V,  f = 1\text{kHz}, \\ T_{amb} = 25^{\circ}\text{C} \\ I_{L} = 25\text{mA} \\ I_{L} = 50\text{mA} \end{array}$	-6 -11		-3 -8	dB	3
	Receiving Gain Flatness (vs. freq.)	$V_{RI} = 0.3V$ , $f_{ref} = 1 \text{kHz}$	<b>– 1</b>		+ 1	dB	3
	Receiving Gain Flatness (vs. current)	V <sub>RI</sub> = 0.3V, I <sub>ref</sub> = 50mA, S3 in (b)	<b>– 1</b>		+ 1	dB	3
	Receiving Distortion	$ f = 1 \text{kHz}, \ I_L = 15 \text{mA} $ $ V_{RO} = 400 \text{mV} $ $ V_{RO} = 450 \text{mV} $			3 10	%	3
	Receiving Noise	$V_{RI} = 0V; V_G = 1V; S1 in (b)$		150		μV	3
	Receiving Ouptut Impedance (pins 12-13)	V <sub>RO</sub> = 50mV		30		Ω	-
	Sidetone	f = 1kHz, T <sub>amb</sub> = 25°C, S1 in (b)			36	dB	2
Z <sub>M</sub> L	Line Matching Impedance	$V_{RI} = 0.3V$ , $f = 1kHz$	500	600	700	Ω	3
l <sub>8</sub>	Input Current for Gain Control (pin 8)				- 10	μΑ	_

## **ELECTRICAL CHARACTERISTICS** (continued)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Fig.

## MULTIFREQUENCY SYNTHESIZER INTERFACE

$V_{DD}$	MF Supply Voltage Stand by and Operation	S2 in (b)	2.4	2.5	2.7	٧	_
IDD	MF Supply Current Stand by Operation	S2 in (b)	0.5 2			mA mA	_
	MF Amplifier Gain	f <sub>MF in</sub> = 1kHz, V <sub>MF in</sub> = 80mV	15		17	dB	4
Vi	DC Input Voltage Level (pin 14)	V <sub>MF in</sub> = 80mV		V <sub>DD</sub> x 0.3		٧	-
Rı	Input Impedance (pin 14)	V <sub>MF in</sub> = 80mV	60			kΩ	-
d	Distortion	$V_{MF in} = 150 \text{mVp}, I_L > 17 \text{mA}$			4	%	4
	Starting Delay Time				5	ms	-
	Muting Threshold Voltage (pin3)	Speech Operation MF Operation	1.6		1	V V	<u>-</u>
	Muting Stand by Current (pin 3))				- 10	μΑ	_
	Muting Operating Current (pin 3)	S2 in (b)			+ 10	- μΑ	_

#### CIRCUIT DESCRIPTION

#### 1. DC Characteristic

The fig. 5 shows the DC equivalent circuit of the LS656.

A fixed amount  $I_0$  of the total available current  $I_L$  is drained for the proper operation of the circuit. The value of  $I_0$  can be programmed externally by changing the value of the bias resistor connected to pin 4 (see block diagram).

The minimum value of  $l_0$  is 7.5 mA.

The voltage  $V_0 = 37\ V$  of the shunt regulator is independent of the line current.

The shunt regulator (2) is controlled by a temperature compensated voltage reference (1) (see the

block diagram).

Fig. 6 shows a more detailed circuit configuration of the shunt regulator.

The difference  $I_L$ - $I_0$  flows through the shunt regulator being  $I_b$  negligible.  $I_a$  is an internal constant current generator; hence  $V_0 = V_B + I_a$ .  $R_a = 3.7 \text{ V}$ .

The  $V_L$ ,  $I_L$  characteristic of the device is therefore similar to a pure resistance in series to a battery.

It is important to note that the DC voltage at pin 5 is proportional to the line current ( $V_5 = V_7 + V_{B} = (I_L - I_0) R3 + V_B$ ).

The DC characteristic of the LS656 is shown in fig. 7.

Figure 5: Equivalent DC Load to the Line.




Figure 6: Circuit Configuration of the Shunt Regulator.





Figure 7: DC Characteristic.



#### 2. Two to Four Wires Conversion

The LS656 performs the two wires (line) to four wires (microphone, earphone) conversion by means of a Wheatstone bridge configuration so obtaining the proper decoupling between sending and receiving signals (see fig. 8).

For a perfect balancing of the bridge  $\frac{Z_L}{Z_B} = \frac{R_1}{R_2}$ 

The AC signal from the microphone is sent to one diagonal of the bridge (pin 6 and 9). A small percentage of the signal power is lost on  $Z_B$  (being  $Z_B >> Z_L$ ); the main part is sent to the line via R1. In receiving mode, the AC signal coming from the line is

sensed across the second diagonal of the bridge (pin 11 and 10). After amplification it is applied to the receiving capsule.

The impedance  $Z_M$  is simulated by the shunt regulator that is also intended to work as a transconductance amplifier for the transmission signal.

The impedance  $Z_M$  is defined as  $\frac{\Delta V_{6-9}}{\Delta I_{6-9}}$ 

From fig. 6 considering C1 as a short circuit for AC signal, any variation  $\Delta V_6$  generates a variation :

$$\Delta V_7 = \Delta V_A = \Delta V_6 \cdot \frac{R_b}{R_a + R_b}$$

6/12

7929237 0053465 417

The corresponding current is

$$\Delta I = \frac{\Delta V_7}{R_3}$$

Therefore

$$Z_{M} = \frac{\Delta V_{6}}{\Delta I} = R3 \left( 1 + \frac{R_{a}}{R_{b}} \right)$$

The total impedance across`the liné connections (pin 11 and 9) is given by

$$Z_{ML} = R1 + Z_{M}/(R2 + Z_{B})$$

By choosing  $Z_M \ge R1$  and  $Z_B \ge Z_M$ 

$$Z_{ML} \cong Z_{M} = R3 \left(1 + \frac{R_{a}}{R_{b}}\right)$$

The received signal amplitude across pin 11 and 10 can be changed using different value of R1 (of course the relationship  $Z_L/Z_B = R1/R2$  must be always valid).

The received signal is related to R1 value according to the approximated relationship:

$$V_R = 2 V_{RI} \frac{R_1}{R_1 + Z_M}$$

Note that by changing the value of R1, the transmission signal current is not changed, being the microphone amplifier a transconductance amplifier.

#### 3. Automatic Gain Control

The LS656 automatically adjusts the gain of the sending and receiving amplifiers to compensate for line attenuation.

This function is performed by the circuit of fig. 9.

The differential stage is progressively unbalanced by changing V<sub>G</sub> in the range 1 to 2 V (V<sub>REFG</sub> is an internal reference voltage, temperature compensated).

It changes the current  $I_G$ , and this current is used as a control quantity for the variable gain stages (amplifier (4) and (5) in the block diagram). The voltage  $V_G$  can be taken :

- a) from the LS656 itself (both in variable and in fixed mode) and.
- b) from a resistive divider, directly at the end of the line.
- a) In the first case, connecting  $V_G$  (pin 8) to the regulator bypass (pin 5) it is possible to obtain a gain characteristic depending on the current. In fact (see fig. 6)

$$V_5 = V_B + V_7 \cong V_B = (I_L - I_0) R3$$

The starting point of the automatic level control is obtained at  $I_L = 25$  mA when the drain current  $I_0 = 7.5$  mA.

Minimum gain is reached for a line current of about 50 mA for the same drain current  $I_0 = 7.5$  mA. When

I<sub>o</sub> is increased by means of the external resistor connected to pin 4, the two above mentioned values of the line current for the starting point and for the minimum gain increase accordingly.

It is also possible to change the starting point without changing  $l_o$  by connecting pin 8 to the centre of a resistive divider placed between pin 5 and ground (the total resistance seen by pin 5 must be at least 100  $K\Omega$ ). In this case, the AGC range increases too; for example using a division 1 : 1 (50 K/50 K) the AGC starting point shifts to about  $l_L=40$  mA, and the minimum gain is obtained at  $l_L=95$  mA. In addition to this operation mode, the  $V_G$  voltage can be maintained constant thus fixing the gain value (Rx, Tx) independently of the line conditions.

For this purpose the V<sub>DD</sub> voltage, available for supplying the MF generator, can be used.

b) When gains have to be related to the voltage at the line terminals of the telephone set, it is necessary to obtain  $V_G$  from a resistive divider directly connected to the end of the line.

This type of operation meets the requirements of the French standard. (See the application circuit of fig. 13).

#### 4. Transducer Interfacing

The microphone amplifier (3) has a differential input stage with high impedance ( $\cong 40 k\Omega$ ) so allowing a good matching to the microphone by means of external resistor without affecting the sending gain. The receiving output stage (6) is particularly intended to drive dynamic capsules. (Low output impedance ( $100\Omega$  max); high current capability 3 mAp).

When a piezoceramic capsule is used, it is useful to increase the receiving gain by increasing R1 value (see the relationship for  $V_R$ ).

Whit very low impedance transducer, DC decoupling by an external capacitor must be provided to prevent a large DC current flow across the transducer itself due to the receiving output stage offset.

#### 5. Multifrequency Interfacing

The LS656 acts as a linear interface for the Multifrequency synthesizer M761 according to a logical signal (mute function) present on pin 3.

When no key of the keyboard is pressed the mute state is low and the LS656 feeds the M761 through pin 15 with low voltage and low current (standby operation of the M761). The oscillator of the M761 is not operating.

When one key is pressed, the M761 sends a "high state" mute condition to the LS656. A voltage com-

parator (8) of LS656 drives internal electronic switches; the voltage and the current delivered by the voltage supply (9) are increased to allow the operation of the oscillator.

This extra current is diverted by the receiving and sending section of the LS656 and during this operation the receiving output stage is partially inhibited and the input stages of sending and receiving amplifiers are switched OFF.

A controlled amount of the signalling is allowed to reach the earphone to give a feedback to the subscriber; the MF amplifier (10) delivers the dial tones to the sending paths.

The mute function can be used also when a temporary inhibition of the output signal is requested. The application circuit shown in fig. 10 fulfils the EUROPE II standard (-6, -8 dBm). If the EUROPE I levels are required (-9, -11 dBm) an external divider

Figure 8: Two to Four Wires Conversion.





Figure 9.



## **APPLICATION INFORMATION**

Figure 10: Application Circuit with Multifrequency (Europe II STD).




Figure 11: Application Circuit with Multifrequency (Europe I STD).




Figure 12: Sending and Receiving Gain vs. Line Current (application circuit of fig. 10).




Figure 13: Application Circuit without Multifrequency.




Figure 14: Application Circuit with Gain Controlled by Line Voltage (french standard).




Figure 15: Application Circuit with Fixed Gain Operation.





Figure 16: External Mute Function.



In addition to the above mentioned applications, different values for the external components can be used in order to satisfy different requirements.

The following table (refer to the application circuit of fig. 10) can help the designers.

Component	Value	Purpose	Note	
R1	30Ω	Bridge Resistors	R1 controls the receiving gain. When high current values are	
R2	330Ω		allowed, R1 must be able to dissipate up to 1 W.  The Ratio R2/R1 fixes the amount of signal delivered to the line. R1 helps in fixing the DC characteristics (see R3 note).	
R3	30Ω	Line Current Sensing Fixing DC Characteristic	The relationships involving R3 are : $Z_{ML} = (20 \text{ R3}//Z_B) + \text{R1},  G_S = K \cdot \frac{Z_L//Z_{ML}}{R_3} \text{ and}$ $V_L = (I_L - I_O)  (R3 + R1) + V_0  ; V_0 = 3.7V$ Without any problem it is possible to have a $Z_{ML}$ ranging from 600 up to $900\Omega.$ As far as the power dissipation is concerned, see R1 note.	
R4	13kΩ	Bias Resistor	The suggested value assures the minimum operating current. It is possible to increase the supply current by decreasing R4 (they are inversely proportional), in order to achieve the shifting of the AGC starting point. (see fig. 16). After R4 changement, so	
R5	2.2kΩ	Balance Network	It's possible to change R5 and R6 values in order to improve the	
R6	6.8kΩ		matching to different lines ; in any case : $\frac{Z_L}{Z_B} = \frac{R_1}{R_2}$ , $Z_B = R5 + R6//X_{C4}$	
R7-R7'	100Ω	Receiver Impedance Matching	R7 and R7', must be equal ; the suggested value is good for matching to dynamic capsule ; there is no problem in increasing and decreasing (down to $0\Omega$ ) this value. A DC decoupling must be inserted when low resistance levels are used to stop	
R8	200Ω	Microphone Impedance Matchin		
C1	10μF	Regulator AC byPass	A value greater than 10 $\mu$ F gives a system start time too high for low current line during MF operation; a lower value gives an alteration of the AC line impedance at low frequency.	
C2	47nF	Matching to a Capacitive Line	C2 changes with the characteristics of the transmission line.	
СЗ	82nF	Receiving Gain Flatness	C3 depends on balancing and line impedance versus frequency.	
C4	15nF	Balance Network	See note for R5, R6.	
C5	0.33µF	DC Filtering	The C5 range is from 0.1 $\mu$ F to 0.47 $\mu$ F. The lowest value is ripple limited, the higher value is starting up time limited.	
C6-C7	1000pF	RF byPass		
C8	100μF	Receiving Output DC Decoupling	See note for R7, R7.	
C9	1 μF	Receiving Input DC Decoupling		