



4Mx64 SDRAM

FEATURES

- 53% Space Savings vs. Monolithic Solution
- Reduced System Inductance and Capacitance
- 3.3V Operating Supply Voltage
- Fully Synchronous to Positive Clock Edge
- Clock Frequencies of 133, 125 and 100MHz
- Burst Operation
 - Sequential or Interleaved
 - Burst Length = Programmable 1, 2, 4, 8 or Full Page
 - Burst Read and Write
 - Multiple Burst Read and Single Write
- Data Mask Control Per Byte
- Auto and Self Refresh
- Automatic and Controlled Precharge Commands
- Suspend Mode and Power Down Mode
- 17mm x 23mm, 153 BGA

DESCRIPTION

The WED3DL644V is a 4Mx64 Synchronous DRAM configured as 4x1Mx64. The SDRAM BGA is constructed with four 4Mx16 SDRAM die mounted on a multi-layer laminate substrate and packaged in a 153 lead, 17mm by 23mm, BGA.

The WED3DL644V is available in clock speeds of 133MHz, 125MHz and 100MHz. The range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

The package and design provides performance enhancements via a 50% reduction in capacitance vs. four monolithic devices. The design includes internal ground and power planes which reduces inductance on the ground and power pins allowing for improved decoupling and a reduction in system noise.

This product is subject to change without notice.

PINOUT (TOP VIEW)


	1	2	3	4	5	6	7	8	9
A	DQ41	DQ43	DQ45	DQ47	NC	DQ48	DQ50	DQ52	DQ54
B	DQ40	DQ42	DQ44	DQ46	NC	DQ49	DQ51	DQ53	DQ55
C	DQ33	DQ35	DQ37	DQ39	NC	DQ56	DQ58	DQ60	DQ62
D	DQ32	DQ34	DQ36	DQ38	NC	DQ57	DQ59	DQ61	DQ63
E	NC	DQML2	DQMH2	Vcc	Vcc	Vcc	DQML3	DQMH3	NC
F	NC	Vccq	Vccq	Vcc	Vcc	Vcc	Vccq	Vccq	A3
G	CE2#	CE3#	Vss	Vss	Vss	Vss	Vss	A4	A2
H	NC	NC	Vss	CK1	Vss	Vss	Vss	A5	A1
J	NC	CKE	CAS#	RAS#	WE#	A9	A11	A6	A0
K	NC	NC	Vss	CK0	Vss	Vss	Vss	A7	A10
L	CE1#	CE0#	Vss	Vss	Vss	Vss	Vss	A8	BA1
M	NC	Vccq	Vccq	Vcc	Vcc	Vcc	Vccq	Vccq	BA0
N	NC	DQMH1	DQML1	Vcc	Vcc	Vcc	DQMH0	DQML0	NC
P	DQ30	DQ28	DQ26	DQ24	NC	DQ06	DQ04	DQ02	DQ00
R	DQ31	DQ29	DQ27	DQ25	NC	DQ07	DQ05	DQ03	DQ01
T	DQ22	DQ20	DQ18	DQ16	NC	DQ14	DQ12	DQ10	DQ08
U	DQ23	DQ21	DQ19	DQ17	NC	DQ15	DQ13	DQ11	DQ09


PIN DESCRIPTION

A0 – A11	Address Bus
BA0-1	Bank Select Addresses
DQ0-63	Data Bus
CK0-1	Clock
CKE	Clock Enable
DQML0-3 DQMH0-3	Data Input/Output Masks
RAS#	Row Address Strobe
CAS#	Column Address Strobe
WE#	Write Enable
CE0-3#	Chip Enables
Vcc	Power Supply pins, 3.3V
Vccq	Data Bus Power Supply, 3.3V
Vss	Ground pins



FIG. 1 4MX64 SDRAM BLOCK DIAGRAM





INPUT/OUTPUT FUNCTIONAL DESCRIPTION

Symbol	Type	Signal	Polarity	Function
CK	Input	Pulse	Positive Edge	The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock.
CKE	Input	Level	Active High	Activates the CK signal when high and deactivates the CK signal when low. By deactivating the clock, CKE low initiates the Power Down mode, Suspend mode, or the Self Refresh mode.
CE#	Input	Pulse	Active Low	CE# disable or enable device operation by masking or enabling all inputs except CK, CKE and DQM.
RAS#, CAS# WE#	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, CAS#, RAS#, and WE# define the operation to be executed by the SDRAM.
BA0,BA1	Input	Level	—	Selects which SDRAM bank is to be active.
A0-11, A10/AP	Input	Level	—	During a Bank Activate command cycle, A0-11 defines the row address (RA0-11) when sampled at the rising clock edge. During a Read or Write command cycle, A0-7 defines the column address (CA0-7) when sampled at the rising clock edge. In addition to the row address, A10/AP is used to invoke Autoprecharge operation at the end of the Burst Read or Write cycle. If A10/AP is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If A10/AP is low, autoprecharge is disabled. During a Precharge command cycle, A10/AP is used in conjunction with BA0, BA1 to control which bank(s) to precharge. If A10/AP is high, all banks will be precharged regardless of the state of BA0, BA1. If A10/AP is low, then BA0, BA1 is used to define which bank to precharge.
DQ	Input/Output	Level	—	Data Input/Output are multiplexed on the same pins
DQML0 - (DQ0-7) DQMH0 - (DQ8-15) DQML1 - (DQ16-23) DQMH1 - (DQ24-31) DQML2 - (DQ31-39) DQMH2 - (DQ40-47) DQML3 - (DQ48-55) DQMH3 - (DQ56-63)	Input	Pulse	Mask Active High	The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. In Write mode, DQM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the Write operation if DQM is high. Each DQM pin controls the byte in parentheses associated with it.
Vcc, Vss	Supply			Power and ground.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Units
Power Supply Voltage	V _{CC} /V _{CCQ}	-1.0	+4.6	V
Input Voltage	V _{IN}	-1.0	+4.6	V
Output Voltage	V _{OUT}	-1.0	+4.6	V
Operating Temperature	t _{OPR}	-40	+85	°C
Storage Temperature	t _{STG}	-55	+125	°C
Power Dissipation	P _D	—	3.0	W
Short Circuit Output Current	I _{OS}	—	50	mA

Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS


(Voltage Referenced to: Vss = 0V)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC} /V _{CCQ}	3.0	3.3	3.6	V
Input High Voltage	V _{IH}	2.0	3.0	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	-0.3	—	0.8	V
Output High Voltage (I _{OH} = -2mA)	V _{OH}	2.4	—	—	V
Output Low Voltage (I _{OL} = 2mA)	V _{OL}	—	—	0.4	V
Input Leakage Voltage	I _{IL}	-5	—	5	μA
Output Leakage Voltage	I _{OL}	-5	—	5	μA

CAPACITANCE

(T_A = 25°C, f = 1MHz, V_{CC} = 3.3V)

Parameter	Symbol	Max	Unit
Input Capacitance	C _{IN}	8	pF
Input/Output Capacitance (DQ)	C _{OUT}	5	pF

**DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS (NOTES 1, 6)** $V_{CC} = +3.3V \pm 0.3V$; $-55^{\circ}C \leq T_A \leq +125^{\circ}C$

Parameter/Condition	Symbol	Min	Max	Units
Supply Voltage	V_{CC}	3	3.6	V
Input High Voltage: Logic 1; All inputs (21)	V_{IH}	2	$V_{CC} + 0.3$	V
Input Low Voltage: Logic 0; All inputs (21)	V_{IL}	-0.3	0.8	V
Input Leakage Current: Any input 0V V_{IN} V_{CC} (All other pins not under test = 0V)	I_I	-5	5	μA
Input Leakage Address Current: Any input 0V V_{IN} V_{CC} (All other pins not under test = 0V)	I_I	-20	20	μA
Output Leakage Current: I/Os are disabled; 0V V_{OUT} V_{CC}	I_{OZ}	-5	5	μA
Output Levels:				
Output High Voltage (IOUT = -4mA)	V_{OH}	2.4	–	V
Output Low Voltage (IOUT = 4mA)	V_{OL}	–	0.4	V

IDD SPECIFICATIONS AND CONDITIONS (NOTES 1,6,11,13) $V_{CC} = +3.3V \pm 0.3V$; $-55^{\circ}C \leq T_A \leq 125^{\circ}C$

Parameter/Condition	Symbol	Max	Units
Operating Current: Active Mode; Burst = 2; Read or Write; $t_{RC} = t_{RC}(\min)$; CAS latency = 3 (3, 18, 19)	I_{CC1}	460	mA
Standby Current: Active Mode; CKE = HIGH; CS = HIGH; All banks active after t_{RCD} met; No accesses in progress (3, 12, 19)	I_{CC3}	180	mA
Operating Current: Burst Mode; Continuous burst; Read or Write; All banks active; CAS latency = 3 (3, 18, 19)	I_{CC4}	560	mA
Self Refresh Current: CKE - 0.2V Commercial and Industrial temperature only (27)	I_{CC7}	4	mA

BGA THERMAL RESISTANCE

Description	Symbol	Max	Unit	Notes
Junction to Ambient (No Airflow)	θ_{JA}	19.7	$^{\circ}C/W$	1
Junction to Ball	θ_{JB}	14.5	$^{\circ}C/W$	1
Junction to Case (Top)	θ_{JA}	3.2	$^{\circ}C/W$	1

Note: Refer to PBGA Thermal Resistance Correlation application note at www.wedc.com in the application notes section for modeling conditions.






FIG.2

Mode Register Definition



BURST DEFINITION

Burst Length	Starting Column Address	Order of Accesses Within a Burst	
		Type = Sequential	Type = Interleaved
2	A0		
	0	0-1	0-1
	0	1-0	1-0
4	A1 A0		
	0 0	0-1-2-3	0-1-2-3
	0 1	1-2-3-0	1-0-3-2
	1 0	2-3-0-1	2-3-0-1
	1 1	3-0-1-2	3-2-1-0
8	A2 A1 A0		
	0 0 0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0 0 1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0 1 0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
	0 1 1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1 0 0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1 0 1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1 1 0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
Full Page (y)	n = A0 - A9/8/7 (location 0-y)	Cn, Cn+1, Cn+2 Cn+3, Cn+4... ...Cn-1, Cn...	Not Supported




SDRAM AC CHARACTERISTICS

Parameter		Symbol	133MHz		125MHz		100MHz		Units
			Min	Max	Min	Max	Min	Max	
Clock Cycle Time ¹	CL = 3	t _{CC}	7	1000	8	1000	10	1000	ns
	CL = 2	t _{CC}	7.5	1000	10	1000	12	1000	
Clock to valid Output delay ^{1,2}		t _{SAC}		5.4		6		7	ns
Output Data Hold Time ²		t _{OH}	2		2		2		ns
Clock HIGH Pulse Width ³		t _{CH}	2.5		2.75		3		ns
Clock LOW Pulse Width ³		t _{CL}	2.5		2.75		3		ns
Input Setup Time ³		t _{SS}	2		2		2		ns
Input Hold Time ³		t _{SH}	1		1		1		ns
CK to Output Low-Z ²		t _{SLZ}	1.0		1		1.5		ns
CK to Output High-Z		t _{SHZ}		5.4		6		7	ns
Row Active to Row Active Delay ⁴		t _{RRD}	14		20		20		ns
RAS# to CAS# Delay ⁴		t _{RCD}	15		20		20		ns
Row Precharge Time ⁴		t _{RP}	15		20		20		ns
Row Active Time ⁴		t _{RAS}	37	120,000	50	120,000	50	120,000	ns
Row Cycle Time - Operation ⁴		t _{RC}	60		70		80		ns
Row Cycle Time - Auto Refresh ^{4,8}		t _{RFC}	66		70		80		ns
Last Data in to New Column Address Delay ⁵		t _{CDL}	1		1		1		CK
Last Data in to Row Precharge ⁵		t _{RDL}	2		2		2		CK
Last Data in to Burst Stop ⁵		t _{BDL}	1		1		1		CK
Column Address to Column Address Delay ⁶		t _{CCD}	1.0		1.0		1.5		CK
Data Out to High Impedance from Precharge	CL3	t _{ROH}	3		3		3		CK
	CL2	t _{ROH}	2		2		2		

NOTES:

- Parameters depend on programmed CAS# latency.
- If clock rise time is longer than 1ns ($t_{RISE}/2 - 0.5$)ns should be added to the parameter.
- Assumed input rise and fall time = 1ns. If t_{RISE} or t_{FALL} are longer than 1ns. $[(t_{RISE} + t_{FALL})/2] - 1$ ns should be added to the parameter.
- The minimum number of clock cycles required is determined by dividing the minimum time required by the clock cycle time and then rounding up to the next higher integer.
- Minimum delay is required to complete write.
- All devices allow every cycle column address changes.
- In case of row precharge interrupt, auto precharge and read burst stop.
- A new command may be given t_{RFC} after self-refresh exit




COMMAND TRUTH TABLE

Function		CKE		CE#	RAS#	CAS#	WE#	DQM	BA0-1	A10/AP A9-0	A11	Notes
		Previous Cycle	Current Cycle									
Register	Mode Register Set	H	X	L	L	L	L	X	OP CODE			
Refresh	Auto Refresh (CBR)	H	H	L	L	L	H	X	X	X	X	
	Entry Self Refresh	H	L	L	L	L	H	X	X	X	X	
Precharge	Single Bank Precharge	H	X	L	L	H	L	X	BA	L	X	
	Precharge all Banks	H	X	L	L	H	L	X	X	H	X	
Bank Activate		H	X	L	L	H	H	X	BA	Row Address		
Write		H	X	L	H	L	L	X	BA	L	Column	
Write with Auto Precharge		H	X	L	H	L	L	X	BA	H	Column	
Read		H	X	L	H	L	L	X	BA	L	Column	
Read with Auto Precharge		H	X	L	H	L	H	X	BA	H	Column	
Burst Termination		H	X	L	H	H	L	X	X	X	X	2
No Operation		H	X	L	H	H	H	X	X	X	X	
Device Deselect		H	X	H	X	X	X	X	X	X	X	
Clock Suspend/Standby Mode		L	X	X	X	X	X	X	X	X	X	3
Data Write/Output Disable		H	X	X	X	X	X	L	X	X	X	4
Data Mask/Output Disable		H	X	X	X	X	X	H	X	X	X	4
Power Down Mode	Entry	X	L	H	X	X	X	X	X	X	X	5
	Exit	X	H	H	X	X	X	X	X	X	X	5

NOTES:

1. All of the SDRAM operations are defined by states of CE#, WE#, RAS#, CAS#, and DQM at the positive rising edge of the clock.
2. During a Burst Write cycle there is a zero clock delay, for a Burst Read cycle the delay is equal to the CAS latency.
3. During normal access mode, CKE is held high and CK is enabled. When it is low, it freezes the internal clock and extends data Read and Write operations. One clock delay is required for mode entry and exit.
4. The DQM has two functions for the data DQ Read and Write operations. During a Read cycle, when DQM goes high at a clock timing the data outputs are disabled and become high impedance after a two clock delay. DQM also provides a data mask function for Write cycles. When it activates, the Write operation at the clock is prohibited (zero clock latency).
5. All banks must be precharged before entering the Power Down Mode. The Power Down Mode does not perform any Refresh operations, therefore the device can't remain in this mode longer than the Refresh period (t_{REF}) of the device. One clock delay is required for mode entry and exit.




CLOCK ENABLE (CKE) TRUTH TABLE

Current State	CKE		Command						Action	Notes
	Previous Cycle	Current Cycle	CE#	RAS#	CAS#	WE#	BA0-1	A10-11		
Self Refresh	H	X	X	X	X	X	X	X	INVALID	1
	L	H	H	X	X	X	X	X	Exit Self Refresh with Device Deselect	2
	L	H	L	H	H	H	X	X	Exit Self Refresh with No Operation	2
	L	H	L	H	H	L	X	X	ILLEGAL	2
	L	H	L	H	L	X	X	X	ILLEGAL	2
	L	H	L	L	X	X	X	X	ILLEGAL	2
	L	L	X	X	X	X	X	X	Maintain Self Refresh	
Power Down	H	X	X	X	X	X	X	X	INVALID	1
	L	H	H	X	X	X	X	X	Power Down Mode exit, all banks idle	2
	L	H	L	X	X	X	X	X	ILLEGAL	2
	H	X	L	H	L	L	X		Maintain Power Down Mode	2
All Banks Idle	H	H	H	X	X	X			Refer to the Idle State section of the Current State Truth Table	
	H	H	L	H	X	X				3
	H	H	L	L	H	X				
	H	H	L	L	L	H	X	X	CBR Refresh	
	H	H	L	L	L	L	OP Code		Mode Register Set	4
	H	L	H	X	X	X			Refer to the Idle State section of the Current State Truth Table Entry Self Refresh	
	H	L	L	H	X	X				3
	H	L	L	L	H	X				
	H	L	L	L	L	H	X	X		4
	H	H	L	L	L	L	OP Code		Mode Register Set	
	L	X	X	X	X	X	X	X	Power Down	4
Any State other than listed above	H	H	X	X	X	X	X	X	Refer to the Operations in the Current State Truth Table	
	H	L	X	X	X	X	X	X	Begin Clock Suspend next cycle	5
	L	H	X	X	X	X	X	X	Exit Clock Suspend next cycle	
	L	L	X	X	X	X	X	X	Maintain Clock Suspend	

Notes:

- For the given Current State CKE must be low in the previous cycle.
- When CKE has a low to high transition, the clock and other inputs are re-enabled asynchronously. The minimum setup time for CKE (t_{cks}) must be satisfied before any command other than Exit is issued.
- The address inputs (A11-A0) depend on the command that is issued. See the Idle State section of the Current State Truth Table for more information.
- The Power Down Mode, Self Refresh Mode, and the Mode Register Set can only be entered from the all banks idle state.
- Must be a legal command as defined in the Current State Truth Table.




CURRENT STATE TRUTH TABLE

Current State	Command						Action	Notes
	CE#	RAS#	CAS#	WE#	BA0-1	A11, A10/AP-A0		
Idle	L	L	L	L	OP Code		Mode Register Set	2
	L	L	L	H	X	X	Auto or Self Refresh	2,3
	L	L	H	L	X	X	Precharge	
	L	L	H	H	BA	Row Address	Bank Activate	Activate the specified bank and row
	L	H	L	L	BA	Column	Write w/o Precharge	4
	L	H	L	H	BA	Column	Read w/o Precharge	2
	L	H	H	L	X	X	Burst Termination	2
	L	H	H	H	X	X	No Operation	No Operation
Row Active	H	X	X	X	X	X	Device Deselect	No Operation or Power Down 5
	L	L	L	L	OP Code		Mode Register Set	ILLEGAL
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL
	L	L	H	L	X	X	Precharge	Precharge 6
	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL 2
	L	H	L	L	BA	Column	Write	Start Write; Determine if Auto Precharge 7,8
	L	H	L	H	BA	Column	Read	Start Read; Determine if Auto Precharge 7,8
	L	H	H	L	X	X	Burst Termination	No Operation
Read	L	H	H	H	X	X	No Operation	No Operation
	H	X	X	X	X	X	Device Deselect	No Operation
	L	L	L	L	OP Code		Mode Register Set	ILLEGAL
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL
	L	L	H	L	X	X	Precharge	Terminate Burst; Start the Precharge
	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL 4
	L	H	L	L	BA	Column	Write	Terminate Burst; Start the Write cycle 8,9
	L	H	L	H	BA	Column	Read	Terminate Burst; Start a new Read cycle 8,9
Write	L	H	H	L	X	X	Burst Termination	Terminate the Burst
	L	H	H	H	X	X	No Operation	Continue the Burst
	H	X	X	X	X	X	Device Deselect	Continue the Burst
	L	L	L	L	OP Code		Mode Register Set	ILLEGAL
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL
	L	L	H	L	X	X	Precharge	Terminate Burst; Start the Precharge
	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL 4
	L	H	L	L	BA	Column	Write	Terminate Burst; Start a new Write cycle 8,9
Read with Auto Precharge	L	H	L	H	BA	Column	Read	Terminate Burst; Start the Read cycle 8,9
	L	H	H	L	X	X	Burst Termination	Terminate the Burst
	L	H	H	H	X	X	No Operation	Continue the Burst
	H	X	X	X	X	X	Device Deselect	Continue the Burst
	L	L	L	L	OP Code		Mode Register Set	ILLEGAL
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL
	L	L	H	L	X	X	Precharge	ILLEGAL 4
	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL 4
	L	H	L	L	BA	Column	Write	ILLEGAL
	L	H	L	H	BA	Column	Read	ILLEGAL
	L	H	H	L	X	X	Burst Termination	ILLEGAL
	L	H	H	H	X	X	No Operation	Continue the Burst
	H	X	X	X	X	X	Device Deselect	Continue the Burst
	L	L	L	L	OP Code		Mode Register Set	ILLEGAL
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL
	L	L	H	L	X	X	Precharge	ILLEGAL



CURRENT STATE TRUTH TABLE (CONT.)

Current State	Command							Action	Notes
	CE#	RAS#	CAS#	WE#	BA0-1	A11, A10/AP-A0	Description		
Write with Auto Precharge	L	L	L	L	OP Code		Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL	
	L	L	H	L	X	X	Precharge	ILLEGAL	4
	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL	4
	L	H	L	L	BA	Column	Write	ILLEGAL	
	L	H	L	H	BA	Column	Read	ILLEGAL	
	L	H	H	L	X	X	Burst Termination	ILLEGAL	
	L	H	H	H	X	X	No Operation	Continue the Burst	
	H	X	X	X	X	X	Device Deselect	Continue the Burst	
Precharging	L	L	L	L	OP Code		Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL	
	L	L	H	L	X	X	Precharge	No Operation; Bank(s) idle after tRP	
	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL	4
	L	H	L	L	BA	Column	Write w/o Precharge	ILLEGAL	4
	L	H	L	H	BA	Column	Read w/o Precharge	ILLEGAL	4
	L	H	H	L	X	X	Burst Termination	No Operation; Bank(s) idle after tRP	
	L	H	H	H	X	X	No Operation	No Operation; Bank(s) idle after tRP	
	H	X	X	X	X	X	Device Deselect	No Operation; Bank(s) idle after tRP	
Row Activating	L	L	L	L	OP Code		Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL	
	L	L	H	L	X	X	Precharge	ILLEGAL	4
	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL	4,10
	L	H	L	L	BA	Column	Write	ILLEGAL	4
	L	H	L	H	BA	Column	Read	ILLEGAL	4
	L	H	H	L	X	X	Burst Termination	No Operation; Row active after tRCD	
	L	H	H	H	X	X	No Operation	No Operation; Row active after tRCD	
	H	X	X	X	X	X	Device Deselect	No Operation; Row active after tRCD	
Write Recovering	L	L	L	L	OP Code		Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL	
	L	L	H	L	X	X	Precharge	ILLEGAL	4
	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL	4
	L	H	L	L	BA	Column	Write	Start Write; Determine if Auto Precharge	9
	L	H	L	H	BA	Column	Read	Start Read; Determine if Auto Precharge	9
	L	H	H	L	X	X	Burst Termination	No Operation; Row active after tDPL	
	L	H	H	H	X	X	No Operation	No Operation; Row active after tDPL	
	H	X	X	X	X	X	Device Deselect	No Operation; Row active after tDPL	
Write Recovering with Auto Precharge	L	L	L	L	OP Code		Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL	
	L	L	H	L	X	X	Precharge	ILLEGAL	4
	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL	4
	L	H	L	L	BA	Column	Write	ILLEGAL	4,9
	L	H	L	H	BA	Column	Read	ILLEGAL	4,9
	L	H	H	L	X	X	Burst Termination	No Operation; Precharge after tDPL	
	L	H	H	H	X	X	No Operation	No Operation; Precharge after tDPL	
	H	X	X	X	X	X	Device Deselect	No Operation; Precharge after tDPL	





CURRENT STATE TRUTH TABLE (CONT.)

Current State	Command						Action	Notes
	CE#	RAS#	CAS#	WE#	BA0-1	A11, A10/AP-A0		
Refreshing	L	L	L	L	OP Code		Mode Register Set	ILLEGAL
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL
	L	L	H	L	X	X	Precharge	ILLEGAL
	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL
	L	H	L	L	BA	Column	Write	ILLEGAL
	L	H	L	H	BA	Column	Read	ILLEGAL
	L	H	H	L	X	X	Burst Termination	No Operation; Idle after trc
	L	H	H	H	X	X	No Operation	No Operation; Idle after trc
Mode Register Accessing	H	X	X	X	X	X	Device Deselect	No Operation; Idle after trc
	L	L	L	L	OP Code		Mode Register Set	Load mode register
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL
	L	L	H	L	X	X	Precharge	ILLEGAL
	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL
	L	H	L	L	BA	Column	Write	ILLEGAL
	L	H	L	H	BA	Column	Read	ILLEGAL
	L	H	H	L	X	X	Burst Termination	ILLEGAL
	L	H	H	H	X	X	No Operation	No Operation; Idle after two clock cycles
	H	X	X	X	X	X	Device Deselect	No Operation; Idle after two clock cycles

Notes:

1. CKE is assumed to be active (high) in the previous cycle for all entries. The Current State is the state of the bank that the command is being applied to.
2. Both Banks must be idle otherwise it is an illegal action.
3. If CKE is active (high) the SDRAM starts the Auto (CBR) Refresh operation, if CKE is inactive (low) then the Self Refresh mode is entered.
4. The Current State refers only refers to one of the banks, if BA selects this bank then the action is illegal. If BA selects the bank not being referenced by the Current State then the action may be legal depending on the state of that bank.
5. If CKE is inactive (low) then the Power Down mode is entered, otherwise there is a No Operation.
6. The minimum and maximum Active time (t_{RAS}) must be satisfied.
7. The RAS# to CAS# Delay (t_{RCD}) must occur before the command is given.
8. Address A10 is used to determine if the Auto Precharge function is activated.
9. The command must satisfy any bus contention, bus turn around, and/or write recovery requirements.

**FIG. 3 SINGLE BIT READ-WRITE CYCLE (SAME PAGE) @CAS LATENCY=3,
BURST LENGTH=1****NOTES:**

1. All input except CKE & DQM can be don't care when CE# is high at the CK high going edge.
2. Bank active & read/write are controlled by BA0~BA1.
3. Enable and disable auto precharge function are controlled by A10/AP in read/write command.

BA0	BA1	Active & Read/Write
0	0	Bank A
0	1	Bank B
1	0	Bank C
1	1	Bank D

4. A10/AP and BA0~BA1 control bank precharge when precharge command is asserted.

A10/AP	BA0	BA1	Precharge
0	0	0	Bank A
0	0	1	Bank B
0	1	0	Bank C
0	1	1	Bank D
1	x	x	All Banks

A10/AP	BA0	BA1	Operation
0	0	0	Distribute auto precharge, leave bank A active at end of burst.
	0	1	Disable auto precharge, leave bank B active at end of burst.
	1	0	Disable auto precharge, leave bank C active at end of burst.
	1	1	Disable auto precharge, leave bank D active at end of burst.
1	0	0	Enable auto precharge, precharge bank A at end of burst.
	0	1	Enable auto precharge, precharge bank B at end of burst.
	1	0	Enable auto precharge, precharge bank C at end of burst.
	1	1	Enable auto precharge, precharge bank D at end of burst.



FIG. 4 POWER UP SEQUENCE







FIG. 5 READ & WRITE CYCLE AT SAME BANK @BURST LENGTH=4




NOTES:

1. Minimum row cycle times are required to complete internal DRAM operation.
2. Row precharge can interrupt burst on any cycle. (CAS Latency - 1) number of valid output data is available after Row precharge. Last valid output will be Hi-Z (t_{SHZ}) after the clock.
3. Access time from Row active command. t_{acc} = (t_{RCD} + CAS latency - 1) + t_{SAC}.
4. Output will be Hi-Z after the end of burst (1, 2, 4, 8 & full page bit burst).



FIG. 6 PAGE READ & WRITE CYCLE AT SAME BANK @BURST LENGTH=4



NOTES:

1. To write data before burst read ends, DQM should be asserted three cycles prior to write command to avoid bus contention.
2. Row precharge will interrupt writing. Last data input, t_{RDL} before Row precharge, will be written.
3. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.





FIG. 7 PAGE READ CYCLE AT DIFFERENT BANK @BURST LENGTH=4




NOTES:

1. CE# can be don't care when RAS#, CAS# and WE# are high at the clock high going edge.
2. To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.





FIG. 8 PAGE WRITE CYCLE AT DIFFERENT BANK @BURST LENGTH=4



NOTES:


1. To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.
2. To interrupt burst write by Row precharge, both the write and the precharge banks must be the same.

**FIG. 9 READ & WRITE CYCLE AT DIFFERENT BANK @BURST LENGTH=4****NOTE:**

1. t_{CDL} should be met to complete write.



FIG. 10 READ & WRITE CYCLE WITH AUTO PRECHARGE @BURST LENGTH=4




NOTE:

1. t_{CDL} should be controlled to meet minimum t_{RAS} before internal precharge start.
(in the case of Burst Length=1 & 2 and BRSW mode)



FIG. 11 CLOCK SUSPENSION & DQM OPERATION CYCLE @CAS LATENCY=2, BURST LENGTH=4




NOTE:

1. DQM is needed to prevent bus contention.




**FIG. 12 READ INTERRUPTED BY PRECHARGE COMMAND & READ BURST STOP
@BURST LENGTH=FULL PAGE**




NOTES:

1. At full page mode, burst is end at the end of burst. So auto precharge is possible.
2. About the valid DQs after burst stop, it is same as the case of RAS# interrupt. Both cases are illustrated in above timing diagram. See the label 1, 2. But at burst write, Burst stop and RAS# interrupt should be compared carefully. Refer to the timing diagram of "Full page write burst stop cycle."
3. Burst stop is valid at every burst length.





**FIG. 13 WRITE INTERRUPTED BY PRECHARGE COMMAND & WRITE BURST STOP CYCLE
@BURST LENGTH=FULL PAGE**



NOTES:


1. At full page mode, burst is end at the end of burst. So auto precharge is possible.
2. Data-in at the cycle of interrupted by precharge cannot be written into the corresponding memory cell. It is defined by AC parameter of t_{RDL} . DQM at write interrupted by precharge command is needed to prevent invalid write. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.
3. Burst stop is valid at every burst length.

**FIG. 14 BURST READ SINGLE BIT WRITE CYCLE @BURST LENGTH=2 @BURST LENGTH=FULL PAGE****NOTES:**

1. BRSW mode is enabled by setting A9 "High" at MRS (Mode Register Set). At the BRSW Mode, the burst length at write is fixed to "1" regardless of programmed burst length.
2. When BRSW write command with auto precharge is executed, keep it in mind that t_{RAS} should not be violated. Auto precharge is executed at the burst-end cycle, so in the case of BRSW write command, the next cycle starts the precharge.



FIG. 15 ACTIVE/PRECHARGE POWER DOWN MODE @CAS LATENCY=2, BURST LENGTH=4



NOTES:

- Both banks should be in idle state prior to entering precharge power down mode.
- CKE should be set high at least 1 CK + t_{SS} prior to Row active command.
- Cannot violate minimum refresh specification (64ms).



The diagram illustrates the timing sequence for Self Refresh Entry, Self Refresh Exit, and Auto Refresh. The signals shown are CLOCK, CKE, CE#, RAS#, CAS#, ADDR, BA, A10/AP, DQ, WE#, and DQM. The clock cycles are numbered 0 to 19. Key timing parameters and notes are indicated:

- Self Refresh Entry:** Occurs at cycle 2, triggered by CKE falling. t_{SS} is the time from CKE falling to the start of the Self Refresh period.
- Self Refresh Exit:** Occurs at cycle 11, triggered by CKE rising. $t_{RFC\ min}$ is the minimum time from CKE rising to the start of the Auto Refresh period.
- Auto Refresh:** Occurs at cycle 16, triggered by CKE rising.
- Notes:**
 - Note 1: CKE must be low for at least t_{SS} before Self Refresh Entry.
 - Note 2: CKE must be low for at least $t_{RFC\ min}$ before Self Refresh Exit.
 - Note 3: CKE must be low for at least $t_{RFC\ min}$ before Auto Refresh.
 - Note 4: CKE must be low for at least $t_{RFC\ min}$ before Auto Refresh.
 - Note 5: CKE must be low for at least $t_{RFC\ min}$ before Auto Refresh.
 - Note 6: CKE must be low for at least $t_{RFC\ min}$ before Auto Refresh.
 - Note 7: CKE must be low for at least $t_{RFC\ min}$ before Auto Refresh.
- Legend:** Hatched areas represent "DON'T CARE".

4. System clock restart and be stable before returning CKE high.
5. CE# starts from high.
6. Minimum t_{RFC} is required after CKE going high to complete self refresh exit.
7. 4K cycle of burst auto refresh is required before self refresh entry and after self refresh exit if the system uses burst refresh.




FIG. 17 MODE REGISTER SET CYCLE





FIG. 18 AUTO REFRESH CYCLE



NOTES:


Both banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.

MODE REGISTER SET CYCLE

1. CE#, RAS#, CAS#, & WE# activation at the same clock cycle with address key will set internal mode register.
2. Minimum 2 clock cycles should be met before new RAS# activation.
3. Please refer to Mode Register Set table.



PACKAGE DESCRIPTION




NOTE:

1. All dimensions and tolerances conform to ASME Y14.5m
2. Dimension is measured at the maximum solder ball diameter, parallel to primary datum.
3. Primary datum seating place is defined by the spherical crowns of the solder balls.
4. The surface finish of the package shall be EDM Charmille #24 - #27

ORDERING INFORMATION

Part Number	Clock Frequency	Package	Operating Range	Temp
COMMERCIAL				
WED3DL644V7BC	133MHz	153 BGA	Commercial	0°C to 70°C
WED3DL644V8BC	125MHz	153 BGA	Commercial	0°C to 70°C
WED3DL644V10BC	100MHz	153 BGA	Commercial	0°C to 70°C
INDUSTRIAL				
WED3DL644V7BI	133MHz	153 BGA	Industrial	-40°C to 85°C
WED3DL644V8BI	125MHz	153 BGA	Industrial	-40°C to 85°C
WED3DL644V10BI	100MHz	153 BGA	Industrial	-40°C to 85°C

**Document Title**

4M X 64 SDRAM BGA

Revision History

Rev #	History	Release Date	Status
Rev 1	Initial release	August 2002	Preliminary
Rev 2	Die Shrink	May 2004	Final
Rev 3	3.1 Updated CAP and I _{DD} specs 3.2 Added document title page	June 2004	Final
Rev 4	4.1 Changed operating temperature t _{OPR} -40°C to +85°C back to commercial temp rank 0°C to 70°C	December 2004	Final
Rev 5	5.1 Changed Maximum industrial temperature on order information table to 85°C. 5.2 Added Thermal Resistance Table	December 2004	Final
Rev 6	6.1 Replaced operating current table with updated and corrected I _{CC} specification	August 2005	Final