



TSH344

340MHz Single-Supply Triple Video Buffer

- Bandwidth: 340MHz
- 5V single-supply operation
- Low output rail guaranteed at 60mV max.
- Internal gain of 6dB for a matching between 3 channels
- Very low harmonic distortion
- Slew rate: 740V/ μ s
- Specified for 150 Ω and 100 Ω loads
- Tested on 5V power supply
- Data min. and max. are tested during production


Description

The TSH344 is a triple single-supply video buffer featuring an internal gain of 6dB and a large bandwidth of 340MHz.

The main advantage of this buffer is its very low output rail very close to GND when supplied in single supply 0/5V. This output rail is guaranteed by test at 60mV from GND on 150 Ω . *Chapter 4* of this datasheet gives technical support when using the TSH344 as RGB driver for video DAC output on a video line (see TSH343 for Y-Pb-Pr signals).

The TSH344 is available in the compact SO8 plastic package for optimum space-saving.

Pin Connections (top view)



Applications

- High-end video systems
- High Definition TV (HDTV)
- Broadcast and graphic video
- Multimedia products

Order Codes

Part Number	Temperature Range	Package	Packing	Marking
TSH344ID	-40°C to +85°C	SO-8	Tube	TSH344I
TSH344IDT			Tape & Reel	TSH344I

1 Absolute Maximum Ratings

Table 1. Key parameters and their absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	Supply voltage ⁽¹⁾	6	V
V_{in}	Input Voltage Range ⁽²⁾	0 to +2	V
T_{oper}	Operating Free Air Temperature Range	-40 to +85	°C
T_{std}	Storage Temperature	-65 to +150	°C
T_j	Maximum Junction Temperature	150	°C
R_{thjc}	SO8 Thermal Resistance Junction to Case	28	°C/W
R_{thja}	SO8 Thermal Resistance Junction to Ambient Area	157	°C/W
$P_{max.}$	Maximum Power Dissipation (@ $T_a=25^{\circ}C$) for $T_j=150^{\circ}C$	800	mW
ESD	CDM: Charged Device Model	2	kV
	HBM: Human Body Model	1.5	kV
	MM: Machine Model	200	V

1. All voltage values, except differential voltage, are with respect to network terminal.

2. The magnitude of input and output voltage must never exceed $V_{CC} + 0.3V$.

Table 2. Operating conditions

Symbol	Parameter	Value	Unit
V_{CC}	Power Supply Voltage ⁽¹⁾	3 to 5.5	V

1. Tested in full production at 0V/5V single power supply

2 Electrical Characteristics

Table 3. $V_{CC} = +5V$ Single Supply, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
DC Performance						
V_{OS}	Output Offset Voltage ⁽¹⁾	no Load, T_{amb}	-35	-8	+35	mV
		$-40^{\circ}C < T_{amb} < +85^{\circ}C$		-8.6		
I_{ib}	Input Bias Current	T_{amb} , input to GND		5.5	16	μA
		$-40^{\circ}C < T_{amb} < +85^{\circ}C$		6		
R_{in}	Input Resistance	T_{amb}		4		$G\Omega$
C_{in}	Input Capacitance	T_{amb}		1		pF
PSR	Power Supply Rejection Ratio $20 \log (\Delta V_{cc}/\Delta V_{out})$	input to GND, $F=1MHz$, $\Delta V_{cc}=200mV$		-90		dB
I_{CC}	Supply Current per Buffer	no Load, input to GND		10.1	13	mA
		$-40^{\circ}C < T_{amb} < +85^{\circ}C$		10.3		
G	DC Voltage Gain	$R_L = 150\Omega$, $V_{in}=1V$	1.92	2	2.05	V/V
MG1	Gain Matching between 3 channels	Input = 1V		0.5	2	%
MG0.3	Gain Matching between 3 channels	Input = 0.3V		0.5	2	%
Dynamic Performance and Output Characteristics						
Bw	-3dB Bandwidth	Small Signal $V_{out}=20mVp$ $V_{icm}=0.6V$, $R_L = 150\Omega$	190	340		MHz
	Gain Flatness @ 0.1dB	Small Signal $V_{out}=20mVp$ $V_{icm}=0.6V$, $R_L = 150\Omega$		65		
FPBW	Full Power Bandwidth	$V_{icm}=0.6V$, $V_{OUT} = 2Vp-p$, $R_L = 150\Omega$	130	200		MHz
D	Delay between each channel	0 to 30MHz		0.5		ns
SR	Slew Rate ⁽²⁾	$V_{icm}=0.6V$, $V_{OUT} = 2Vp-p$, $R_L = 150\Omega$	500	740		$V/\mu s$
V_{OH}	High Level Output Voltage	$R_L = 150\Omega$	3.7	3.9		V
V_{OL}	Low Level Output Voltage	$R_L = 150\Omega$		40	60	mV
I_{OUT}	Output Current	$V_{out}=2Vp$, T_{amb}	45	93		mA
		$-40^{\circ}C < T_{amb} < +85^{\circ}C$		83		
	Output Short Circuit Current (I_{source})			100		mA

Table 3. $V_{CC} = +5V$ Single Supply, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
Noise and Distortion						
eN	Total Input Voltage Noise	$F = 100kHz, R_{in} = 50\Omega$		8		nV/ $\sqrt{Hz}$
		$R_{in} = 50\Omega$ $BW=30MHz$ $BW=100MHz$		55 100		μV_{rms}
HD2	2nd Harmonic Distortion	$V_{OUT} = 2V_{p-p}, R_L = 150\Omega$ $F = 10MHz$ $F = 30MHz$		-57 -42		dBc
HD3	3rd Harmonic Distortion	$V_{OUT} = 2V_{p-p}, R_L = 150\Omega$ $F = 10MHz$ $F = 30MHz$		-72 -51		dBc

1. Output Offset Voltage is determined from the following expression: $V_{OUT} = G \cdot V_{IN} + V_{OS}$
2. Non-tested value. Guaranteed value by design.

Figure 1. Frequency response




Figure 2. Gain flatness




Figure 3. Cross-talk vs. frequency (amp1)




Figure 4. Cross-talk vs. frequency (amp2)




Figure 5. Cross-talk vs. frequency (amp3)




Figure 6. Input noise vs. frequency




Figure 7. Distortion on 150Ω load - 10MHz




Figure 8. Distortion on 100Ω load - 10MHz




Figure 9. Distortion on 150Ω load - 30MHz




Figure 10. Distortion on 100Ω load - 30MHz




Figure 11. Output current




Figure 12. Slew rate




Figure 13. Reverse isolation vs. frequency




Figure 14. Output swing vs. frequency




Figure 15. Quiescent current vs. Supply




Figure 16. Output swing vs. supply




Figure 17. Bandwidth vs. temperature




Figure 18. Voltage gain vs. temperature




Figure 19. I_{BIAS} vs. temperature




Figure 20. Gain matching vs. temperature




Figure 21. Supply current vs. temperature




Figure 22. Output current vs. temperature




Figure 23. Output higher rail vs. temperature






Figure 24. Output lower rail vs. temperature



3 Power Supply Considerations and improvement of the PSRR


Correct power supply bypassing is very important for optimizing performance in low and high-frequency ranges. Bypass capacitors should be placed as close as possible to the IC pin (pin 4) to improve high-frequency bypassing. A capacitor (C_{LF}) greater than 100 μ F is necessary to improve the PSRR in low frequencies. For better quality bypassing, a capacitor of 470nF (C_{HF}) is added using the same implementation conditions to improve the PSRR in the higher frequencies.

Figure 25. Circuit for power supply bypassing



The following graph in [Figure 26](#) shows the evolution of the PSRR against the frequency when the power supply decoupling is achieved carefully or not.

Figure 26. PSRR improvement



4 Using the TSH344 to Drive RGB Video Components

Figure 27. Shapes of video signals coming from DACs




Figure 28. Implementation of the video driver on output video DACs




Figure 28 shows a schematic diagram of the use of the TSH344 to drive video output from DACs.


The TSH344 is used to drive high definition video signals up to 30MHz on 75-ohm video lines. It is dedicated to driving RGB signals typically between 300mV and 1V, as seen in (1).

With a very low output rail (V_{OL}) guaranteed in test of production at 60mV maximum, it is possible to drive the signal in single supply without any saturation of the driver against the lower rail.

Assuming that we lose half of the signal by output impedance-matching in order to properly drive the video line, the shifted signal is multiplied by a gain of 2 or +6dB (3).


4.1 Delay between channels

Figure 29. Measurement of the delay between each channel




Delay between each video component is an important aspect in high definition video systems. To drive properly the three video components without any relative delay, the dice of the TSH344 is layouted out with a very symmetrical geometry. The effect is direct on the synchronization of each channel, as shown in Figure 30. No delay appears between each channel when the same V_{in} signal is applied on the three inputs. Note that the delay from the inputs the outputs equals 4ns.

Figure 30. Relative delay between each channel



5 Package Mechanical Data



6 Revision History

Table 4. Document revision history

Date	Revision	Description of Changes
Dec. 2005	1	First release of datasheet.
Jan. 2006	2	Capa-load option paragraph deleted in page 11.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com