## TS3A4741, TS3A4742 0.9-Ω LOW-VOLTAGE SINGLE-SUPPLY DUAL SPST ANALOG SWITCHES


SCDS228D-AUGUST 2006-REVISED JANUARY 2008


#### **FEATURES**

- Low ON-State Resistance (r<sub>on</sub>)
  - 0.9 Ω Max (3-V Supply)
  - $1.5 \Omega \text{ Max} (1.8-V \text{ Supply})$
- 0.4-Ω Max ron Flatness (3-V Supply)
- 1.6-V to 3.6-V Single-Supply Operation
- Available in SOT-23 and MSOP Packages
- High Current-Handling Capacity (100 mA Continuous)
- 1.8-V CMOS Logic Compatible (3-V Supply)
- Fast Switching: ton = 14 ns, toff = 9 ns

## APPLICATIONS

- Power Routing
- Battery-Powered Systems
- Audio and Video Signal Routing
- Low-Voltage Data-Acquisition Systems
- Communications Circuits
- PCMCIA Cards
- Cellular Phones
- Modems
- Hard Drives





### **DESCRIPTION/ORDERING INFORMATION**

The TS3A4741/TS3A4742 are low ON-state resistance (r<sub>on</sub>), low-voltage, dual single-pole/single-throw (SPST) analog switches that operate from a single 1.6-V to 3.6-V supply. These devices have fast switching speeds, handle rail-to-rail analog signals, and consume very low quiescent power.

The digital logic input is 1.8-V CMOS compatible when using a single 3-V supply.

The TS3A4741 has two normally open (NO) switches, and the TS3A4742 has two normally closed (NC) switches. Both devices are available in 8-pin SOT-23 and MSOP packages.

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(1)(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	MSOP - DGK	Reel of 2500	TS3A4741DGKR	JYR	
–40°C to 85°C	WSOF - DGK	Reel of 2500	TS3A4742DGKR	L7R	
-40 C to 65 C	007.00	D1 - ( 0000	TS3A4741DCNR	8BLR	
	SOT-23 – DCN	Reel of 3000	TS3A4742DCNR	8BPR	

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### **FUNCTION TABLE**

IN	NO TO COM, COM TO NO (TS3A4741)	NC TO COM, COM TO NC (TS3A4742)
L	OFF	ON
Н	ON	OFF



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## TS3A4741, TS3A4742 0.9-Ω LOW-VOLTAGE SINGLE-SUPPLY DUAL SPST ANALOG SWITCHES

SCDS228D-AUGUST 2006-REVISED JANUARY 2008



## ABSOLUTE MINIMUM AND MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>+</sub>	V <sub>+</sub> Supply voltage reference to GND <sup>(2)</sup>				V
$V_{NO} \ V_{COM} \ V_{IN}$	Analog and digital voltage range		-0.3	V <sub>+</sub> + 0.3	V
$I_{NO}$ $I_{COM}$	On-state switch current	$V_{NO}$ , $V_{COM} = 0$ to $V_{+}$	-100	100	mA
I <sub>+</sub> I <sub>GND</sub>	Continuous current through V <sub>+</sub> or GND			±100	mA
	Peak current pulsed at 1 ms, 10% duty cycle	COM, V <sub>NO</sub> , V <sub>COM</sub>		±200	mA
T <sub>A</sub>	Operating temperature range		-40	85	°C
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


#### **PACKAGE THERMAL IMPEDANCE**

				UNIT
0	Package thermal impedance (1)	DCN package	88	°C/W
$\theta_{JA}$	Fackage mermai impedance	DGK package	88	C/VV

(1) The package thermal impedance is measured in accordance with JESD 51-7.

Submit Documentation Feedback

<sup>(2)</sup> Signals on COM or NO exceeding V+ or GND are clamped by internal diodes. Limit forward diode current to maximum current rating.





## **ELECTRICAL CHARACTERISTICS FOR 3-V SUPPLY**(1)(2)

 $V_{+} = 2.7 \text{ V}$  to 3.6 V,  $T_{A} = -40^{\circ}\text{C}$  to 85°C,  $V_{IH} = 1.4 \text{ V}$ ,  $V_{IL} = 0.5 \text{ V}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST COND	ITIONS	T <sub>A</sub>	MIN	TYP <sup>(3)</sup>	MAX	UNIT
Analog Switch								
Analog signal range	$V_{COM}, V_{NO}$				0		V <sub>+</sub>	V
011		$V_{+} = 2.7 \text{ V. } I_{COM} = -10$	$V_{+} = 2.7 \text{ V}, I_{COM} = -100 \text{ mA},$			0.7	0.9	
ON-state resistance	r <sub>on</sub>	$V_{NO} = 1.5 \text{ V}$	V <sub>NO</sub> = 1.5 V				1.1	Ω
ON-state resistance match		$V_{+} = 2.7 \text{ V}, I_{COM} = -10$	0 mA.	25°C		0.03	0.05	_
between channels <sup>(4)</sup>	Δr <sub>on</sub>	$V_{NO} = 1.5 \text{ V}$	- ,	Full			0.15	Ω
ON-state resistance		$V_{+} = 2.7 \text{ V}, I_{COM} = -10$	0 mA.	25°C		0.23	0.4	
flatness (5)	r <sub>on(flat)</sub>	$V_{NO} = 1 \text{ V}, 1.5 \text{ V}, 2 \text{ V}$	- ,	Full			0.5	Ω
NO		$V_{+} = 3.6 \text{ V}, V_{COM} = 0.3$	V, 3 V,	25°C	-2	1	2	- 1
OFF leakage current (6)	I <sub>NO(OFF)</sub>	$V_{NO} = 3 \text{ V}, 0.3 \text{ V}$	, - ,	Full	-18		18	nA
COM		$V_{+} = 3.6 \text{ V}, V_{COM} = 0.3$	V. 3 V.	25°C	-2	1	2	
OFF leakage current (6)	ICOM(OFF)	$V_{NO} = 3 \text{ V}, 0.3 \text{ V}$	, - ,	Full	-18		18	nA
COM		$V_{+} = 3.6 \text{ V}, V_{COM} = 0.3$	V, 3 V,	25°C	-2.5	0.01	2.5	A
ON leakage current <sup>(6)</sup>	I <sub>COM(ON)</sub>	$V_{NO} = 0.3 \text{ V}, 3 \text{ V},  or flow$	ating	Full	-5		5	nA
Dynamic								
Turn-on time t <sub>ON</sub>		$V_{NO} = 1.5 \text{ V}, R_L = 50 \Omega$	).	25°C		5	14	
		C <sub>L</sub> = 35 pF, See Figure	Full			15	ns	
T ""		$V_{NO} = 1.5 \text{ V}, R_L = 50 \Omega$	25°C		4	9		
Turn-off time t <sub>OFF</sub>		C <sub>L</sub> = 35 pF, See Figure		Full			10	ns
Charge injection	Q <sub>C</sub>	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0, C <sub>L</sub> See Figure 15	= 1 nF,	25°C		3		pC
NO OFF capacitance	C <sub>NO(OFF)</sub>	f = 1 MHz, See Figure	16	25°C		23		pF
COM OFF capacitance	C <sub>COM(OFF)</sub>	f = 1 MHz, See Figure	16	25°C		20		pF
COM ON capacitance	C <sub>COM(ON)</sub>	f = 1 MHz, See Figure 1	16	25°C		43		pF
Bandwidth	BW	$R_L = 50 \Omega$ , Switch ON		25°C		125		MHz
OFF isolation <sup>(7)</sup>	0	$R_L = 50 \Omega, C_L = 5 pF,$	f = 10 MHz	25°C		-40		٩D
OFF Isolation (*)	O <sub>ISO</sub>	See Figure 17	f = 1 MHz	25°C		-62		dB
Croostalle	V	$R_L = 50 \Omega, C_L = 5 pF,$	f = 10 MHz	25°C		-73		٩D
Crosstalk	X <sub>TALK</sub>	See Figure 17	f = 1 MHz	25°C		-95		dB
Total harmonia diatortica	TUD	f = 20 Hz to 20 kHz,	R <sub>L</sub> = 32 Ω	25°C		0.04		0/
Total harmonic distortion	THD	$V_{COM} = 2 V_{P-P}$	$R_L = 600 \Omega$	25°C		0.003		%
Digital Control Inputs (IN1,	IN2)						·	
Input logic high	V <sub>IH</sub>			Full	1.4			V
Input logic low	V <sub>IL</sub>			Full			0.5	V
Input lookaga aurrant				25°C		0.5	1	n ^
Input leakage current	I <sub>IN</sub>	$V_I = 0 \text{ or } V_+$		Full	-20		20	nA
Supply								
Power-supply range	V <sub>+</sub>				2.7		3.6	V
Dealth a complete compact		V 26V V 25 - 1					0.075	^
Positive-supply current	I <sub>+</sub>	$V_{+} = 3.6 \text{ V}, V_{IN} = 0 \text{ or V}$	Full			0.75	μΑ	

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

Parts are tested at 85°C and specified by design and correlation over the full temperature range.

<sup>(3)</sup> Typical values are at  $V_+ = 3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

 $<sup>\</sup>Delta r_{on} = r_{on(max)} - r_{on(min)}$ Flatness is defined as the difference between the maximum and minimum value of  $r_{on}$  as measured over the specified analog signal

Leakage parameters are 100% tested at the maximum-rated hot operating temperature and specified by correlation at T<sub>A</sub> = 25°C.

OFF isolation =  $20_{log}10$  ( $V_{COM}/V_{NO}$ ),  $V_{COM}$  = output,  $V_{NO}$  = input to OFF switch

SCDS228D-AUGUST 2006-REVISED JANUARY 2008



## **ELECTRICAL CHARACTERISTICS FOR 1.8-V SUPPLY**(1)(2)

 $V_{+} = 1.65 \text{ V}$  to 1.95 V,  $T_{A} = -40 ^{\circ}\text{C}$  to 85  $^{\circ}\text{C}$ ,  $V_{IH} = 1 \text{ V}$ ,  $V_{IL} = 0.4 \text{ V}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITION	ONS	$T_A$	MIN	TYP(3)	MAX	UNIT
Analog Switch								
Analog signal range	$V_{COM}, V_{NO}$				0		V <sub>+</sub>	V
ON state resistance	_	$V_{+} = 1.8 \text{ V}, I_{COM} = -10 \text{ mA},$	,	25°C		1	1.5	0
ON-state resistance	r <sub>on</sub>	$V_{NO} = 0.9 \text{ V}$		Full			2	Ω
ON-state resistance match	۸.,	V <sub>+</sub> = 1.8 V, I <sub>COM</sub> = -10 mA		25°C		0.09	0.15	0
between channels <sup>(4)</sup>	$\Delta r_{on}$	$V_{NO} = 0.9 V$		Full			0.25	Ω
ON-state resistance		V <sub>+</sub> = 1.8 V, I <sub>COM</sub> = -10 mA		25°C		0.7	0.9	Ω
flatness <sup>(5)</sup>	r <sub>on(flat)</sub>	$0 \le V_{NO} \le V_{+}$		Full			1.5	12
NO	l	$V_{+} = 1.95 \text{ V}, V_{COM} = 0.15 \text{ V}$	′, 1.65 V,	25°C	-1	0.5	1	nA
OFF leakage current <sup>(6)</sup>	I <sub>NO(OFF)</sub>	$V_{NO} = 1.8 \text{ V}, 0.15 \text{ V}$		Full	-10		10	ПА
COM	loou(off)	$V_{+} = 1.95 \text{ V}, V_{COM} = 0.15 \text{ V}$	′, 1.65 V,	25°C	-1	0.5	1	nA
OFF leakage current <sup>(6)</sup>	ICOM(OFF)	$V_{NO} = 1.8 \text{ V}, 0.15 \text{ V}$		Full	-10		10	ПА
COM	I <sub>COM(ON)</sub>	$V_{+} = 1.95 \text{ V}, V_{COM} = 0.15 \text{ V}$		25°C	-1	0.01	1	nA
ON leakage current <sup>(6)</sup>	COM(ON)	$V_{NO} = 0.15 \text{ V}, 1.65 \text{ V},  or flow$	ating	Full	-3		3	117 (
Dynamic	1							
Turn-on time t <sub>ON</sub>		$V_{NO} = 1.5 \text{ V}, R_L = 50 \Omega,$		25°C		6	18	ns
	CIT LITTLE		C <sub>L</sub> = 35 pF, See Figure 14				20	110
Turn-off time t <sub>OFF</sub>		$V_{NO} = 1.5 \text{ V}, R_L = 50 \Omega,$	$V_{NO} = 1.5 \text{ V}, R_L = 50 \Omega,$			5	10	ns
	-011		C <sub>L</sub> = 35 pF, See Figure 14				12	
Charge injection	Q <sub>C</sub>	$V_{GEN} = 0$ , $R_{GEN} = 0$ , $C_L = 1$ nF, See Figure 15		25°C		3.2		pC
NO OFF capacitance	C <sub>NO(OFF)</sub>	f = 1 MHz, See Figure 16		25°C		23		pF
COM OFF capacitance	C <sub>COM(OFF)</sub>	f = 1 MHz, See Figure 16		25°C		20		pF
COM ON capacitance	C <sub>COM(ON)</sub>	f = 1 MHz, See Figure 16		25°C		43		pF
Bandwidth	BW	$R_L = 50 \Omega$ , Switch ON		25°C		123		MHz
OFF isolation <sup>(7)</sup>	O <sub>ISO</sub>	$R_L = 50 \Omega, C_L = 5 pF,$	f = 10 MHz	25°C		-61		dB
Of 1 Isolation	OISO	See Figure 17	f = 100 MHz	25 0		-36		QD
Crosstalk	X <sub>TALK</sub>	$R_L = 50 \Omega, C_L = 5 pF,$	f = 10 MHz	25°C		-95		dB
Orossian	\\ \TALK	See Figure 17	f = 100 MHz	25 0		-73		QD
Total harmonic distortion	THD	$f = 20 \text{ Hz to } 20 \text{ kHz}, V_{COM}$	$R_L = 32 \Omega$	25°C		0.14		%
Total Harmonic distortion	IIID	= 2 V <sub>P-P</sub>	$R_L = 600 \Omega$	25 0		0.013		70
Digital Control Inputs (IN1,	IN2)							
Input logic high	V <sub>IH</sub>			Full	1			V
Input logic low	$V_{IL}$						0.4	V
Input leakage current	I <sub>IN</sub>	$V_1 = 0$ or $V_+$		25°C		0.1	5	nA
	'IN	ν <sub>1</sub> = υ οι ν <sub>+</sub>		Full	-10		10	11/ \
Supply					1			
Power-supply range	V <sub>+</sub>				1.65		1.95	V
Positive-supply current	I <sub>+</sub>	$I_+$ $V_1 = 0$ or $V_+$		25°C			0.05	μΑ
. John Josephy Junion	'+	v <sub>1</sub> – 0 01 v <sub>+</sub>					0.5	μιι

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

Parts are tested at 85°C and specified by design and correlation over the full temperature range.

<sup>(3)</sup> Typical values are at  $T_A = 25^{\circ} \dot{C}$ .


 $<sup>\</sup>Delta r_{on} = r_{on(max)} - r_{on(min)}$ Flatness is defined as the difference between the maximum and minimum value of  $r_{on}$  as measured over the specified analog signal

Leakage parameters are 100% tested at the maximum-rated hot operating temperature and specified by correlation at T<sub>A</sub> = 25°C.

OFF isolation =  $20_{log}10$  ( $V_{COM}/V_{NO}$ ),  $V_{COM}$  = output,  $V_{NO}$  = input to OFF switch



## **TYPICAL PERFORMANCE**



V<sub>COM</sub> (V)


Figure 5. Q<sub>C</sub> vs V<sub>COM</sub>


V<sub>+</sub> (V)


Figure 6. toN and toFF vs Supply Voltage





### **TYPICAL PERFORMANCE (continued)**















Figure 11. Total Harmonic Distortion vs Frequency ( $R_L = 32~\Omega$ )

Figure 12. Total Harmonic Distortion vs Frequency (R<sub>L</sub> =  $600 \Omega$ )





## **TYPICAL PERFORMANCE (continued)**




Figure 13. Crosstalk vs Frequency  $(V_+ = 3 V)$ 

### **PIN DESCRIPTION**

	PIN	NO.					
TS3/	A4741	TS3A4742		TS3A4742		NAME	DESCRIPTION
MSOP (DGK)	SOT-23 (DCN)	MSOP (DGK)	SOT-23 (DCN)	NAME	BESSKII TION		
2, 6	7, 4	2, 6	7, 4	COM1, COM2	Common		
4	5	4	5	GND	Digital ground		
7, 3	1, 6	7, 3	1, 6	IN1, IN2	Digital control to connect COM to NO or NC		
		1, 5	8, 3	NC1, NC2	Normally closed		
1, 5	8, 3			NO1, NO2	Normally open		
8	2	8	2	V <sub>+</sub>	Power supply		

SCDS228D-AUGUST 2006-REVISED JANUARY 2008



#### APPLICATION INFORMATION

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the device. Always sequence V<sub>+</sub> on first, followed by NO, NC, or COM.

Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the  $V_+$  supply to other components. A 0.1- $\mu F$  capacitor, connected from  $V_+$  to GND, is adequate for most applications.

#### **Logic Inputs**

The TS3A4741 logic inputs can be driven up to 3.6 V, regardless of the supply voltage. For example, with a 1.8-V supply, IN may be driven low to GND and high to 3.6 V. Driving IN rail to rail minimizes power consumption.

#### **Analog Signal Levels**

Analog signals that range over the entire supply voltage ( $V_+$  to GND) can be passed with very little change in  $r_{on}$  (see Typical Operating Characteristics). The switches are bidirectional, so the NO, NC, and COM pins can be used as either inputs or outputs.

#### Layout

High-speed switches require proper layout and design procedures for optimum performance. Reduce stray inductance and capacitance by keeping traces short and wide. Ensure that bypass capacitors are as close to the device as possible. Use large ground planes where possible.

Submit Documentation Feedback



## PARAMETER MEASUREMENT INFORMATION





Figure 14. Switching Times






Figure 15. Charge Injection (Q<sub>C</sub>)



### PARAMETER MEASUREMENT INFORMATION (continued)





Figure 16. NO and COM Capacitance




Measurements are standardized against short at socket terminals. OFF isolation is measured between COM and OFF terminals on each switch. Bandwidth is measured between COM and ON terminals on each switch. Signal direction through switch is reversed; worst values are recorded. OFF isolation = 20 log  $V_0/V_1$ 

Figure 17. OFF Isolation, Bandwidth, and Crosstalk



### PARAMETER MEASUREMENT INFORMATION (continued)



A. C<sub>L</sub> includes probe and jig capacitance.

Figure 18. Total Harmonic Distortion (THD)





.com 21-Jan-2008

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TS3A4741DCNR	ACTIVE	SOT-23	DCN	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3A4741DGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3A4741DGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3A4742DCNR	ACTIVE	SOT-23	DCN	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3A4742DGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3A4742DGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3A4741DCNR	SOT-23	DCN	8	3000	180.0	9.2	3.23	3.17	1.37	4.0	8.0	Q3
TS3A4741DGKR	MSOP	DGK	8	2500	330.0	13.0	5.3	3.4	1.4	8.0	12.0	Q1
TS3A4742DCNR	SOT-23	DCN	8	3000	180.0	9.2	3.23	3.17	1.37	4.0	8.0	Q3
TS3A4742DGKR	MSOP	DGK	8	2500	330.0	13.0	5.3	3.4	1.4	8.0	12.0	Q1





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3A4741DCNR	SOT-23	DCN	8	3000	202.0	201.0	28.0
TS3A4741DGKR	MSOP	DGK	8	2500	358.0	335.0	35.0
TS3A4742DCNR	SOT-23	DCN	8	3000	202.0	201.0	28.0
TS3A4742DGKR	MSOP	DGK	8	2500	358.0	335.0	35.0

# DGK (S-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DCN (R-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Package outline exclusive of mold flash, metal burr & dambar protrusion/intrusion.
- D. Package outline inclusive of solder plating.
- E. A visual index feature must be located within the Pin 1 index area.
- F. Falls within JEDEC MO-178 Variation BA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated