


HORIZONTAL AND VERTICAL DEFLECTION MONITOR

- DIRECT FRAME YOKE DRIVE $\pm 1.5A$ DRIVING CURRENT
- LINE DARLINGTON DRIVING CAPABILITY
- BUILT-IN FRAME SEPARATOR WITHOUT EXTERNAL COMPONENTS
- INTEGRATED FLYBACK GENERATOR
- FRAME OUTPUT PROTECTION AGAINST SHORT CIRCUITS
- VERY FEW EXTERNAL COMPONENTS
- HIGH DISSIPATION POWER PACKAGE
- SEPARATE POWER GROUND
- HORIZONTAL OSCILLATOR FREQUENCY RANGE FROM 15kHz TO 100kHz
- VERTICAL OSCILLATOR FREQUENCY RANGE FROM 30Hz TO 120Hz




MULTIWATT 15
(Plastic Package)

ORDER CODE : TDA2117


DESCRIPTION

The TEA2117 is an horizontal and vertical deflection circuit. It is particularly intended for display video units. The TEA2117, with separate power ground, is particularly well-suited for high current applications.

PIN CONNECTIONS



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATNGS

Symbol	Parameter	Value	Unit
V _{CC1}	Supply Voltage	20	V
V ₁₂	Flyback Generator Supply Voltage	30	V
V ₁₄	Frame Power Supply Voltage	60	V
I ₁₅	Frame Output Current	± 1.5	A
V ₁	Line Output Voltage (external)	60	V
I _{P1}	Line Output Peak Current	0.8	A
I _{C1}	Line Output Continuous Current	0.4	A
T _{stg}	Storage Temperature	- 40, + 150	°C
T _j	Max Operating Junction Temperature	150	°C

THERMAL DATA

Symbol	Parameter	Value	Unit
R _{th (j-c)}	Max Junction-case Thermal Resistance	3	°C/W
R _{th (j-a)}	Typical Junction-ambient Thermal Resis.	40	°C/W
T _j	Max Recommended Junction Temperature	120	°C

ELECTRICAL CHARACTERISTICS (T_{amb} = 25°C, V_{CC1} = 10V)

Symbol	Parameter	Min.	Typ.	Max.	Unit
SUPPLY (Pin 11)					
I _{CC1}	Supply Current		15		mA
V _{CC1}	Supply Voltage	8		20	V
VIDEO INPUT (Pin 7)					
V ₇	Input Threshold Voltage (I ₇ = - 1μA)		4		V
	Video Input Signal (see application diagram)	0.4		4	V _{pp}

ELECTRICAL CHARACTERISTICS (continued) $T_{amb} = 25^{\circ}\text{C}$, $V_{CC1} = 10\text{V}$

Symbol	Parameter	Min.	Typ.	Max.	Unit
--------	-----------	------	------	------	------

LINE FLYBACK INPUT (Pin 3)

V_3	Bias Voltage		2.7		V
Z_3	Input Impedance	4.5	6	8	k Ω

PHASE COMPARATOR (Pin 4)

I_4	Output Current During Synchro Pulse		± 600		μA
I_{4R}	Current Ratio (positive/negative)	0.9	1.0	1.1	
I_{14}	Leakage Current	-1		+1	μA
	Control Range Voltage	2.5		7	V
	Control Sensibility (see application diagram)		750		Hz/ μs
	Pull in Range (see application diagram)		± 800		Hz

LINE OSCILLATOR (Pin 5)

LT_5	Low Threshold Voltage		3.2		V
HT_5	High Threshold Voltage		6.6		V
BI_5	Bias Current		50		nA
DR_5	Discharge Impedance		800		Ω
FLP_1	Free Running Line Period ($R = 12\text{k}\Omega$ tied to V_{CC1} , $C = 6.8\text{nF}$ tied to Ground)	61.5	64	66.5	μs
FLP_2	Free Running Line Period ($R = 12.3\text{k}\Omega$, $C = 2.2\text{nF}$)		27		μs
OT_5	Oscillator Threshold for Line Output Pulse Triggering		5		V
$\frac{\Delta T}{\Delta V}$	Supply Voltage Influence on Free-running Period		0.051		$\mu\text{s/V}$

 $T_{amb} = 25^{\circ}\text{C}$, $V_{CC1} = 10\text{V}$, $V_{14} = 30\text{V}$

Symbol	Parameter	Min.	Typ.	Max.	Unit
--------	-----------	------	------	------	------

LINE OUTPUT (Pin 1)

LV_1	Saturation Voltage to Ground ($I_1 = 200\text{mA}$)		1.1	1.5	V
CPW	Output Pulse Width (line period = $64\mu\text{s}$)	20	22	24	μs

FRAME OSCILLATOR (Pin 9)

LT_9	Low Threshold Voltage	1.8	2	2.3	V
HT_9	High Threshold Voltage	2.6	3.1	3.6	V
BI_9	Bias Current		100		nA
DR_9	Discharge Impedance		500		Ω
FFP_1	Free Running Frame Period ($R = 845\text{k}\Omega$ tied to V_{CC1} , $C = 180\text{nF}$ tied to Ground)	21.4	22.5	25	ms
FFP_2	Free Running Frame Period ($R = 425\text{k}\Omega$, $C = 220\text{nF}$)		14.3		ms
MFP	Minimum Frame Period ($I_7 = -100\mu\text{A}$) with the Same RC	14.6	17	19	ms
FG	Frame Sawtooth Gain between Pin 9 and Non-inverting Input of the Frame Amplifier (internal)		-0.4		

FRAME POWER SUPPLY (Pin 14)

V_{14}	Operating Voltage (with flyback generator)	10		58	V
I_{14}	Supply Current ($V_{14} = 30\text{V}$)		16	25	mA

FLYBACK GENERATOR SUPPLY (Pin 12)

V_{12}	Operating Voltage	10		30	V
----------	-------------------	----	--	----	---

FRAME OUTPUT

LV_{15A} LV_{15B}	Saturation Voltage to Ground $I_{15} = 0.1\text{A}$ $I_{15} = 1\text{A}$		60 0.4	0.8	mV V
--------------------------	--	--	-----------	-----	---------

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}\text{C}$, $V_{CC1} = 10\text{V}$, $V_{14} = 30\text{V}$) (continued)

Symbol	Parameter	Min.	Typ.	Max.	Unit
--------	-----------	------	------	------	------

FRAME OUTPUT (continued)

HV15A HV15B	Saturation Voltage to V_{CC2} $I_{15} = -0.1\text{A}$ $I_{15} = -1\text{A}$		1.3 1.7	2.4	V V
FV15A FV15B	Saturation Voltage to V_{CC2} in Flyback Mode ($V_{15} > V_{14}$) $I_{15} = 0.1\text{A}$ $I_{15} = 1\text{A}$		1.7 2.6	4	V V

FLYBACK GENERATOR (Pins 12 and 13)

F2DA F2DB	Flyback Transistor on (output = high state) V13/12 with $I_{13 \rightarrow 12} = 0.1\text{A}$ $I_{13 \rightarrow 12} = 1\text{A}$		1.6 3	4	V V
FSVA FSVB	Flyback Transistor on (output = high state) V12/13 with $I_{12 \rightarrow 13} = 0.1\text{A}$ $I_{12 \rightarrow 13} = 1\text{A}$		0.9 2	4	V V
FCI	Flyback Transistor off (output = $V_{14} - 8\text{V}$) $V_{12} = V_{14} = 30\text{V}$ Leakage Current Pin 12			100	μA

2117-06 TBL

GENERAL DESCRIPTION

The TEA2117 performs all of the video and power functions required to provide signals for the direct drive of a line darlington and the frame yoke.

It contains :

- A synchronizing separator with the slice level of synchro separation determined by the external components.
- An integrated frame synchronizing separator without external components.
- A saw tooth generator for the frame with synchronization allowed during the last fourth of the free run period.
- A power amplifier for direct drive of the frame yoke with overload, short circuit and thermal protections.
- A line phase detector and a voltage control oscillator.
- An open collector output for the direct drive of a line darlington.
- Separate power ground (Pin 8)

SYNCHRONIZATION SEPARATOR CIRCUIT
(Figure 1)

The sync-tip DC level on pin 7 is clamped to 3.8V. The slice level of sync-separation present on capacitor C1 depends on the value of resistor R1 and R2. When the video signal on pin 7 decreases under the capacitor voltage the transistors Q1 and Q2 provide current for the other parts of the circuit.

FRAME SEPARATOR (Figure 2)

The sync-pulse allows the discharge of the capacitor by a $2 \times I$ current. A line sync-pulse is not able to discharge the capacitor under $V_Z/2$. A frame sync pulse permits the complete discharge of the capacitor, so during the frame sync-pulse Q3 and Q4 provide current for the other parts of the circuit.

LINE OSCILLATOR (Figure 3)

The oscillator thresholds are internally fixed by resistors. The discharge of the capacitor depends on the internal resistor R4. The voltage control is applied on resistor R5.

PHASE COMPARATOR (Figure 4)

The sync-pulse drives the current in the comparator. The line flyback integrated by the external network gives on pin 3 a saw tooth, the DC offset of this saw tooth is fixed by VC. The comparator output provides a positive current for the part of the signal on pin 3 superior to VC and a negative current for the other part. When the line flyback and the video signal are synchronized, the output of the comparator is an alternately negative and positive current. The frame sync-pulse inhibits the comparator to prevent frequency drift of the line oscillator on the frame beginning. (see Figure 5)

LINE OUTPUT (Pin1)

It is an open collector output which is able to drive pulse current of 500mA for a rapid discharging of the darlington base. The output pulse time is $22\mu\text{s}$ for a $64\mu\text{s}$ period.

FRAME OSCILLATOR (Figure 6)

The oscillator thresholds are internally fixed by resistors. The oscillator is synchronized during the last fourth of the free run period. The input current during the charge of the capacitor is less than 100nA.

FRAME OUTPUT AMPLIFIER

This amplifier is able to drive directly the frame yoke. Its output is short circuit and overload protected ; it contains also a thermal protection. Its positive input is directly connected to the invert of the frame saw tooth.

Figure 3




Figure 4






Figure 5



2117-07 EPS

Figure 6



2117-08 EPS

