


FEATURES

- Member of the Texas Instruments Widebus™
 Family
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Less Than 2-ns Maximum Propagation Delay at 2.5-V and 3.3-V V_{CC}
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

DESCRIPTION/ORDERING INFORMATION

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC*TM) *Circuitry Technology and Applications*, literature number SCEA009.






Figure 1. Output Voltage vs Output Current

ORDERING INFORMATION

T _A	PACK	AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	TSSOP – DGG	Tape and reel	SN74AVC16244DGGR	AVC16244	
40°C to 95°C	TVSOP - DGV	Tape and reel	SN74AVC16244DGVR	CVA244	
–40°C to 85°C	VFBGA – GQL	Tone and real	SN74AVC16244GQLR		
	VFBGA – ZQL (Pb-free)	Tape and reel	SN74AVC16244ZQLR	CVA244	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCES141N-JULY 1998-REVISED MARCH 2005



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

This 16-bit buffer/driver is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.


The SN74AVC16244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.


To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

DGG OR DGV PACKAGE (TOP VIEW)										
1 0E	d	₁ \cup	48	2 <u>0E</u>						
1Y1	Ц	2	47] 1A1						
1Y2		3	46	1A2						
GND	Ц	4	45	GND						
1Y3	Ц	5	44] 1A3						
1Y4	Ц	6	43] 1A4						
V_{CC}	Ц	7	42] v _{cc}						
2Y1	Ц	8	41] 2A1						
2Y2	Ц	9	40	2A2						
GND	Ц	10	39	GND						
2Y3	Ц	11	38] 2A3						
2Y4	Ц	12	37] 2A4						
3Y1	Ц	13	36] 3A1						
3Y2	Ц	14	35	3A2						
GND	Ц	15	34	GND						
3Y3	Ц	16	33] 3A3						
3Y4	Ц	17	32] 3A4						
V_{CC}	Ц	18	31] v _{cc}						
4Y1	Ц	19	30] 4A1						
4Y2	Ц	20	29] 4A2						
GND	Ц	21	28	GND						
4Y3	Ц	22	27] 4A3						
4Y4	Ц	23	26] 4A4						
4 OE		24	25	3 <u>OE</u>						





GQL OR ZQL PACKAGE (TOP VIEW)



TERMINAL ASSIGNMENTS(1)

	1	2	3	4	5	6
Α	1 OE	NC	NC	NC	NC	2 OE
В	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	V _{CC}	V _{CC}	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
E	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
Н	4Y1	4Y2	V _{CC}	V _{CC}	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
K	4 OE	NC	NC	NC	NC	3 OE


(1) NC - No internal connection

FUNCTION TABLE (EACH 4-BIT BUFFER)

INP	JTS	OUTPUT
ŌĒ	Α	Y
L	L	L
L	Н	Н
Н	Χ	Z



LOGIC DIAGRAM (POSITIVE LOGIC)



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range	Supply voltage range			
VI	Input voltage range ⁽²⁾		-0.5	4.6	V
Vo	Voltage range applied to any output in t	the high-impedance or power-off state ⁽²⁾	-0.5	4.6	V
Vo	Voltage range applied to any output in t	the high or low state (2)(3)	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V _{CC} o	or GND		±100	mA
		DGG package		70	
θ_{JA}	Package thermal impedance (4)	DGV package		58	°C/W
		GQL/ZQL package		42	
T _{stg}	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.
- (4) The package thermal impedance is calculated in accordance with JESD 51.

SCES141N-JULY 1998-REVISED MARCH 2005





Recommended Operating Conditions⁽¹⁾

TRUMENTS

www.ti.com

			MIN	MAX	UNIT			
V	Cumply yeltogo	Operating	1.4	3.6	V			
V_{CC}	Supply voltage	Data retention only	1.2		V			
		V _{CC} = 1.2 V	V _{cc}					
		V _{CC} = 1.4 V to 1.6 V	0.65 × V _{CC}					
V_{IH}	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		V			
		V _{CC} = 2.3 V to 2.7 V	1.7					
		V _{CC} = 3 V to 3.6 V	2					
		V _{CC} = 1.2 V		GND				
	Low-level input voltage	V _{CC} = 1.4 V to 1.6 V		$0.35 \times V_{CC}$				
V_{IL}		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$				
		V _{CC} = 2.3 V to 2.7 V						
		V _{CC} = 3 V to 3.6 V		0.8				
VI	Input voltage		0	3.6	V			
.,	Outroit valta as	Active state	0	V _{CC}	V			
Vo	Output voltage	3-state	0	3.6	V			
		V _{CC} = 1.4 V to 1.6 V		-2				
	Static high lavel output ourrest(2)	V _{CC} = 1.65 V to 1.95 V		-4	A			
I _{OHS}	Static high-level output current (2)	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-8	mA			
		V _{CC} = 3 V to 3.6 V		-12				
		V _{CC} = 1.4 V to 1.6 V		2				
	Continuous laural autorest autores et (2)	V _{CC} = 1.65 V to 1.95 V		4	A			
I _{OLS}	Static low-level output current ⁽²⁾	V _{CC} = 2.3 V to 2.7 V		8	mA			
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		12				
Δt/Δν	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V			
T _A	Operating free-air temperature		-40	85	°C			

 ⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
 (2) Dynamic drive capability is equivalent to standard outputs with I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}. See Figure 1 for V_{OL} vs I_{OL} and V_{OH} vs I_{OH} characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC™) Circuitry Technology and Applications, literature number SCEA009.

SCES141N-JULY 1998-REVISED MARCH 2005



Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

F	PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP(1) MAX	UNIT	
		$I_{OHS} = -100 \mu A$	1.4 V to 3.6 V	V _{CC} -0.2		
		$I_{OHS} = -2 \text{ mA}, \qquad V_{IH} = 0.91 \text{ V}$	1.4 V	1.05		
V_{OH}		$I_{OHS} = -4 \text{ mA}, \qquad V_{IH} = 1.07 \text{ V}$	1.65 V	1.2	V	
		$I_{OHS} = -8 \text{ mA}, \qquad V_{IH} = 1.7 \text{ V}$	2.3 V	1.75		
		$I_{OHS} = -12 \text{ mA}, \qquad V_{IH} = 2 \text{ V}$	3 V	2.3		
		$I_{OLS} = 100 \mu A$	1.4 V to 3.6 V	0.2		
		$I_{OLS} = 2 \text{ mA}, \qquad V_{IL} = 0.49 \text{ V}$	1.4 V	0.4		
V_{OL}		$I_{OLS} = 4 \text{ mA}, \qquad \qquad V_{IL} = 0.57 \text{ V}$	1.65 V	0.45	V	
		$I_{OLS} = 8 \text{ mA}, \qquad \qquad V_{IL} = 0.7 \text{ V}$	2.3 V	0.55		
		$I_{OLS} = 12 \text{ mA}, \qquad V_{IL} = 0.8 \text{ V}$	3 V	0.7		
I_{\parallel}		$V_I = V_{CC}$ or GND	3.6 V	±2.5	μΑ	
I _{off}		V_I or $V_O = 3.6 \text{ V}$	0	±10	μΑ	
l _{OZ}		$V_O = V_{CC}$ or GND	3.6 V	±10	μΑ	
I _{CC}		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	40	μΑ	
	Control inputs	V – V or CND	2.5 V	3.5		
0	Control inputs	$V_I = V_{CC}$ or GND	3.3 V	3.5	~F	
Ci	Data inputa	V V or CND	2.5 V	6	pF	
	Data inputs	$V_I = V_{CC}$ or GND	3.3 V	6		
C	Outputo	V = V or CND	2.5 V	6.5		
C _o	Outputs	$V_O = V_{CC}$ or GND	3.3 V	6.5	pF	

⁽¹⁾ Typical values are measured at $T_A = 25$ °C.

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO	V _{CC} = 1.2 V	V _{CC} = ± 0.1		V _{CC} = ± 0.1		V _{CC} = ± 0.2		V _{CC} = 1 ± 0.3		UNIT
(INPUT)	(INPUT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Α	Y	3.1	0.6	3.3	0.7	2.9	0.6	1.9	0.5	1.7	ns
t _{en}	ŌĒ	Υ	7.6	1.4	8	1.3	6.8	0.9	4	0.7	3.5	ns
t _{dis}	ŌĒ	Υ	7.2	1.7	7.3	1.6	6.2	1	4.3	1	3.5	ns


Operating Characteristics

 $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS		V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
_	Power dissipation	Outputs enabled	C - 0	f = 10 MHz	23	27	33	рF
C_{pd}	capacitance	Outputs disabled	$C_L = 0$,	1 = 10 WITZ	0.1	0.1	0.1	рΓ




PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	2×V _{CC}
t _{PHZ} /t _{PZH}	GND

V _{CC}	CL	RL	${f V}_{\Delta}$
1.2 V	15 pF	2 k Ω	0.1 V
1.5 V \pm 0.1 V	15 pF	2 k Ω	0.1 V
1.8 V \pm 0.15 V	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	30 pF	500 Ω	0.15 V
3.3 V \pm 0.3 V	30 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Ω} = 50 Ω , slew rate \geq 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms





.com 6-Dec-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74AVC16244DGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AVC16244DGVRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC16244DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC16244DGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC16244GQLR	ACTIVE	BGA MI CROSTA R JUNI OR	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74AVC16244ZQLR	ACTIVE	BGA MI CROSTA R JUNI OR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

otive
band
control
у
Inetwork
ty
ony
ss
1

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated