TOSHIBA Bipolar Linear IC Silicon Monolithic

## TA2170FLG

## Low Current Consumption Headphone Amplifier (Built-in Input Selector)

The TA2170FLG is a stereo headphone amplifier built-in selector switch for three inputs.

The mute switch is built into each of the three inputs, and a single or mixer output can be selected for the output.

## Features

- Low current consumption
$\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=32 \Omega$, typ.
- No signal mode

ICCQ $=0.9 \mathrm{~mA}$ (1-input mode)
$\mathrm{I}_{\mathrm{CCQ}}=1.0 \mathrm{~mA}$ (2-input mode)
ICCQ $=1.1 \mathrm{~mA}$ (3-input mode)

- $0.1 \mathrm{~mW} \times 2 \mathrm{ch}$

$$
\begin{aligned}
& \mathrm{I} \mathrm{CC}=2.2 \mathrm{~mA}(1 \text {-input mode }) \\
& \mathrm{ICC}=2.3 \mathrm{~mA}(2 \text {-input mode }) \\
& \mathrm{I}_{\mathrm{CC}}=2.4 \mathrm{~mA}(3 \text {-input mode })
\end{aligned}
$$

- $0.5 \mathrm{~mW} \times 2 \mathrm{ch}$
$\mathrm{I}_{\mathrm{CC}}=4.1 \mathrm{~mA}$ (1-input mode)
ICC $=4.2 \mathrm{~mA}$ ( 2 -input mode)
$\mathrm{I}_{\mathrm{CC}}=4.3 \mathrm{~mA}$ (3-input mode)
- $\mathrm{GV}=-0.3 \mathrm{~dB}$ (1-input mode, typ.)
- Built-in signal level adjustment circuit to eliminate any perceptible change in volume whether single or mixer output is used.
- Built-in power switch
- Built-in all mute switch
- Built-in mute switch at each buffer amplifier
- Built-in one side mute switch at buffer amplifier 1
- Operating supply voltage range $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right): \mathrm{VCC}_{\mathrm{C}}(\mathrm{opr})=1.8$ to 4.5 V

$$
\mathrm{V}_{\mathrm{CC} 2}(\mathrm{opr})=0.9 \text { to } 4.5 \mathrm{~V}
$$

## Block Diagram



## Pin Descriptions

Pin Voltage: Typical pin voltage for a test circuit when no input signal is applied, $\mathrm{VCC}_{\mathrm{C}}=\mathrm{VCC} 2=3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$

|  | No. \& Name | Function | Internal Circuit | Pin Voltage (V) |
| :---: | :---: | :---: | :---: | :---: |
| 1 <br>  <br>  <br> 5 | EQA | Low-pass compensation pins |  | 1.15 |
| 2 4 | $\mathrm{OUT}_{\text {A }}$ | Outputs from power amplifier |  | 1.15 |
| 3 | PW GND | GND for power drive stage |  | 0 |
| 6 | $\mathrm{V}_{\mathrm{CC} 2}$ | $\mathrm{V}_{\mathrm{CC}}$ for power drive stage |  | 3 |
| 7 | $\mathrm{IN3}_{\mathrm{B}}$ | Inputs to buffer amplifier 3 |  |  |
| 8 | $\mathrm{IN3}_{\text {A }}$ |  |  |  |
| 9 | $\mathrm{IN2}_{\mathrm{B}}$ |  |  |  |
| 10 | IN2A |  |  |  |
| 11 | $\mathrm{IN1}_{\text {B }}$ | Inputs to buffer amplifier 1 |  |  |
| 12 | $\mathrm{IN1}_{\text {A }}$ |  |  |  |


| Pin No. \& Name |  | Function | Internal Circuit | Pin Voltage (V) |
| :---: | :---: | :---: | :---: | :---: |
| 13 | OUT ADJ | DC output voltage adjustment Either connect this pin or leave it open, depending on the level of $V_{C C 2}$. <br> If the power supply of a $1.5-\mathrm{V}$ system is applied to $\mathrm{V}_{\mathrm{C}} 2$, connect this pin to BIAS IN (pin 14). If the power supply of a $3-\mathrm{V}$ system is applied to $\mathrm{V}_{\mathrm{CC} 2}$, leave this pin open. |  | 1.85 |
| 14 | BIAS IN | Bias circuit input |  | 1.15 |
| 15 | BIAS OUT | Bias circuit output |  | 1.15 |
| 16 | $\mathrm{V}_{\mathrm{CC} 1}$ | $\mathrm{V}_{\mathrm{CC}}$ for everything other than the power drive stage |  | 3 |
| 18 | RF IN | Ripple filter input |  | 2.7 |
| 17 | GND | - |  | 0 |
| 19 | PW SW | Power switch <br> (IC ON: H level Refer to Application Note 4. |  | 3 |
| 20 | ALL MUTE | All mute switch $\begin{aligned} & \text { Mute ON: L level } \\ & \text { Mute OFF: H level } \\ & \text { Refer to Application Note } 4 . \end{aligned}$ |  | - |
| 21 | MUTE3 | Mute switch of buffer amplifier 3 <br> $\left(\begin{array}{l}\text { Mute ON: L level } \\ \text { Mute OFF: H level }\end{array}\right.$ Refer to Application Note 4. |  | - |
| 22 | MUTE2 | Mute switch of buffer amplifier 2 <br> $\left(\begin{array}{l}\text { Mute ON: L level } \\ \text { Mute OFF: H level }\end{array}\right.$ Refer to Application Note 4. |  | - |
| 23 | MUTE1A | Mute switch of buffer amplifier 1A <br> $\left(\begin{array}{l}\text { Mute ON: L level } \\ \text { Mute OFF: H level }\end{array}\right.$ <br> This switch is used for turning on A channel mutes for buffer amplifier 1. <br> Refer to Application Note 4. |  | - |
| 24 | MUTE1 | Mute switch of buffer amplifier 1 <br> $\left(\begin{array}{l}\text { Mute ON: L level } \\ \text { Mute OFF: H level }\end{array}\right.$ <br> Refer to Application Note 4. |  | - |

## Application Notes

## 1. Mute switch and voltage gain

This IC is designed to ensure there is no perceptible change in volume whether a single output or several outputs are used.
When the input signal to the three buffer amplifiers is the same and in a linear domain, the relation between the mute switches and voltage gain is as follows:
Test condition: $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}, \mathrm{V}_{\text {in }}=-20 \mathrm{dBV}$, theoretical value.
(1) 1-input mode

| MUTE SW |  |  |  | Attenuation to an input signal (dB) |  |  |  |  |  | Total gain (dB) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | BUF1 |  | BUF2 |  | BUF3 |  |  |  |
| MUTE1 | MUTE1A | MUTE2 | MUTE3 | Ach | Bch | Ach | Bch | Ach | Bch | Ach | Bch |
| Input signal is applied to BUF 1. |  |  |  |  |  |  |  |  |  |  |  |
| OFF | OFF | ON | ON | 0 | 0 | - | - | - | - | 0 | 0 |
| OFF | OFF | OFF | ON | -6 | -6 | - | - | - | - | -6 | -6 |
| OFF | OFF | ON | OFF | -6 | -6 | - | - | - | - | -6 | -6 |
| OFF | OFF | OFF | OFF | -9.5 | -9.5 | - | - | - | - | -9.5 | -9.5 |
| OFF | ON | ON | ON | - | 0 | - | - | - | - | - | 0 |
| OFF | ON | OFF | ON | - | -6 | - | - | - | - | - | -6 |
| OFF | ON | ON | OFF | - | -6 | - | - | - | - | - | -6 |
| OFF | ON | OFF | OFF | - | -9.5 | - | - | - | - | - | -9.5 |
| Input signal is applied to BUF 2 |  |  |  |  |  |  |  |  |  |  |  |
| ON | ON/OFF | OFF | ON | - | - | 0 | 0 | - | - | 0 | 0 |
| ON | ON/OFF | OFF | OFF | - | - | -6 | -6 | - | - | -6 | -6 |
| OFF | OFF | OFF | ON | - | - | -6 | -6 | - | - | -6 | -6 |
| OFF | ON | OFF | ON | - | - | 0 | -6 | - | - | 0 | -6 |
| OFF | OFF | OFF | OFF | - | - | -9.5 | -9.5 | - | - | -9.5 | -9.5 |
| OFF | ON | OFF | OFF | - | - | -6 | -9.5 | - | - | -6 | -9.5 |
| Input signal is applied to BUF 3. |  |  |  |  |  |  |  |  |  |  |  |
| ON | ON/OFF | ON | OFF | - | - | - | - | 0 | 0 | 0 | 0 |
| ON | ON/OFF | OFF | OFF | - | - | - | - | -6 | -6 | -6 | -6 |
| OFF | OFF | ON | OFF | - | - | - | - | -6 | -6 | -6 | -6 |
| OFF | ON | ON | OFF | - | - | - | - | 0 | -6 | 0 | -6 |
| OFF | OFF | OFF | OFF | - | - | - | - | -9.5 | -9.5 | -9.5 | -9.5 |
| OFF | ON | OFF | OFF | - | - | - | - | -6 | -9.5 | -6 | -9.5 |

(2) 2 -input mode

| MUTE SW |  |  |  | Attenuation to an input signal (dB) |  |  |  |  |  | Total gain (dB) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | BUF1 |  | BUF2 |  | BUF3 |  |  |  |
| MUTE1 | MUTE1A | MUTE2 | MUTE3 | Ach | Bch | Ach | Bch | Ach | Bch | Ach | Bch |
| Input signal is applied to BUF 1 and BUF 2. |  |  |  |  |  |  |  |  |  |  |  |
| OFF | OFF | OFF | ON | -6 | -6 | -6 | -6 | - | - | 0 | 0 |
| OFF | OFF | OFF | OFF | -9.5 | -9.5 | -9.5 | -9.5 | - | - | -3.5 | -3.5 |
| OFF | ON | OFF | ON | - | - | - | - | - | - | - | - |
| OFF | ON | OFF | OFF | - | -6 | -9.5 | -6 | - | - | -3.5 | 0 |

Input signal is applied to BUF 1 and BUF 3.

| OFF | OFF | ON | OFF | -6 | -6 | - | - | -6 | -6 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OFF | OFF | OFF | OFF | -9.5 | -9.5 | - | - | -9.5 | -9.5 | -3.5 | -3.5 |
| OFF | ON | ON | OFF | - | -6 | - | - | -6 | -6 | -6 | 0 |
| OFF | ON | OFF | OFF | - | -9.5 | - | - | -9.5 | -9.5 | -9.5 | -3.5 |

Input signal is applied to BUF 2 and BUF 3.

| ON | ON/OFF | OFF | OFF | - | - | -6 | -6 | -6 | -6 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OFF | ON | OFF | OFF | - | - | -6 | -9.5 | -6 | -9.5 | 0 | -3.5 |
| OFF | OFF | OFF | OFF | - | - | -9.5 | -9.5 | -9.5 | -9.5 | -3.5 | -3.5 |

(3) 3-input mode

| MUTE SW |  |  |  | Attenuation to an input signal (dB) |  |  |  |  |  | Total gain (dB) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | BUF1 |  | BUF2 |  | BUF3 |  |  |  |
| MUTE1 | MUTE1A | MUTE2 | MUTE3 | Ach | Bch | Ach | Bch | Ach | Bch | Ach | Bch |
| OFF | OFF | OFF | OFF | -9.5 | -9.5 | -9.5 | -9.5 | -9.5 | -9.5 | 0 | 0 |
| OFF | ON | OFF | OFF | - | -9.5 | -9.5 | -9.5 | -9.5 | -9.5 | -3.5 | 0 |

## 2. Low-cut compensation

The low-frequency range can be decreased using an output-coupling capacitor and a load ( $\mathrm{f}_{\mathrm{C}}=50 \mathrm{~Hz}$ at C $=100 \mu \mathrm{~F}, \mathrm{R}=32 \Omega$ ). However, since the capacitor is connected between the IC's output pin (pin $2 / 4$ ) and EQ pin (pin 1/5), the low-frequency gain of the power amplifier increases, enabling low-cut compensation to be performed. For the response of capacitors of different values, refer to Figure 1.


Figure 1. Capacitor Response

## 3. Adjustment of DC output voltage

Perform the following with the OUT ADJ pin (pin 13) using the power supply of $\mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{V}_{\mathrm{CC} 2}$ :

- If a boost voltage is applied to $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC} 2}$ is connected to a battery and the difference between $\mathrm{V}_{\mathrm{CC}} 1$ and VCC2 is greater than or equal to 0.7 V , short pins 13 and 14 together. In this case the DC output voltage will be as follows:

$$
\frac{\mathrm{V}_{\mathrm{CC} 2}}{2}
$$

- If the difference between $V_{C C 1}$ and $V_{C C} 2$ is less than 0.7 V , or if $V_{C C} 1$ and $V_{C C} 2$ are connected to the same power supply, leave pin 13 open.

In these cases, the DC output voltage will be $\frac{\mathrm{V}_{\mathrm{CC} 2}-0.7 \mathrm{~V}}{2}$.

## 4. Switch

(1) Timing chart

Refer to Figure 2 for the IC timing chart.


Figure 2. Timing Chart
(2) PW SW

The device is ON when this pin is set to High. To prevent the IC being turned ON by external noise, it is necessary to connect an external pull-down resistor to the PW SW pin. The pin is highly sensitive.
(3) Mute smoothing

Ensure that the smoothing resistor used for the mute pin is $100 \mathrm{k} \Omega$ or less. The switch circuit will not operate normally if the value is greater than this.
(4) Switch sensitivity $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$



|  | PW SW |
| :---: | :---: |
| H level | IC ON |
| L level | IC OFF |


|  | MUTE |
| :---: | :---: |
| H level | Mute OFF |
| L level | Mute ON |

Figure 3: Switch Sensitivity

## 5. Capacitor

The following capacitors must have excellent temperature and frequency characteristics.
Absolute Maximum Ratings ( $\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )

| Characteristic | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage 1 | $\mathrm{V}_{\mathrm{CC} 1}$ | 4.5 |  |
| Supply voltage 2 | $\mathrm{V}_{\mathrm{CC} 2}$ | 4.5 |  |
| Output current | $\mathrm{I}_{\mathrm{O}}$ (peak) | 100 | mA |
| Power dissipation | $\mathrm{P}_{\mathrm{D}}($ Note $)$ | 350 | mW |
| Operating temperature | $\mathrm{T}_{\mathrm{opr}}$ | $-25 \sim 75$ | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | $-55 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |

Note: Derated by $2.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{Ta}=25^{\circ} \mathrm{C}$

## Electrical Characteristics

 SW1~SW5: a, SW6~SW8: a)

| Characteristic | Symbol | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Quiescent supply current | ICCQ1 | IC OFF mode SW1~5: b | - | - | 5 | $\mu \mathrm{A}$ |
|  | ICCQ2 | 1 input on mode <br> BUF1: ON (SW5: a, SW3/4: b) <br> BUF2: ON (SW4: a, SW3/5: b) <br> BUF3: ON (SW3: a, SW4/5: b) | - | 0.9 | 1.6 | mA |
|  | ICCQ3 | 2 input on mode <br> BUF1/2: ON (SW4/5: a, SW3: b) <br> BUF1/3: ON (SW3/5: a, SW4: b) <br> BUF2/3: ON (SW3/4: a, SW5: b) | - | 1.0 | 1.8 |  |
|  | ICCQ4 | 3 input on mode | - | 1.1 | 2.0 |  |
|  | ICCQ5 | 1 input on mode <br> $\mathrm{V}_{\mathrm{CC} 1}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=1.2 \mathrm{~V}$ <br> BUF1: ON (SW5: a, SW3/4: b) <br> BUF2: ON (SW4: a, SW3/5: b) <br> BUF3: ON (SW3: a, SW4/5: b) | - | 0.9 | 1.6 |  |
| Power supply current during drive | ICC1 | 1 input on mode $0.1 \mathrm{~mW} / 32 \Omega \times 2 \mathrm{ch}$ BUF1: ON (SW5: a, SW3/4: b) BUF2: ON (SW4: a, SW3/5: b) BUF3: ON (SW3: a, SW4/5: b) | - | 2.2 | - | mA |
|  | ICC2 | 2 input on mode $0.1 \mathrm{~mW} / 32 \Omega \times 2 \mathrm{ch}$ BUF1/2: ON (SW4/5: a, SW3: b) BUF1/3: ON (SW3/5: a, SW4: b) BUF2/3: ON (SW3/4: a, SW5: b) | - | 2.3 | - |  |
|  | $\mathrm{I}_{\mathrm{CC}}$ | 3 input on mode $0.1 \mathrm{~mW} / 32 \Omega \times 2 \mathrm{ch}$ | - | 2.4 | - |  |
| Voltage gain | GV1 | 1 input on mode $V_{0}=-20 \mathrm{dBV}$ <br> BUF1: ON (SW5: a, SW3/4: b) <br> BUF2: ON (SW4: a, SW3/5: b) <br> BUF3: ON (SW3: a, SW4/5: b) | -1.8 | -0.3 | 1.2 | dB |
|  | GV2 | 2 input on mode $V_{0}=-20 \mathrm{dBV}$ <br> BUF1/2: ON (SW4/5: a, SW3: b) BUF1/3: ON (SW3/5: a, SW4: b) BUF2/3: ON (SW3/4: a, SW5: b) | -1.0 | 0.5 | 2.0 |  |
|  | $\mathrm{G}_{\mathrm{V} 3}$ | 3 input on mode $V_{0}=-20 \mathrm{dBV}$ | -0.8 | 0.7 | 2.2 |  |
| Channel balance | CB | $\mathrm{V}_{\mathrm{o}}=-20 \mathrm{dBV}$ | -1.5 | 0 | 1.5 | dB |
| Output power | $\mathrm{P}_{01}$ | THD $=10 \%$ | 15 | 20 | - | mW |
|  | $\mathrm{P}_{\mathrm{o} 2}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=1.2 \mathrm{~V} \\ & \mathrm{THD}=10 \% \end{aligned}$ | 3 | 6 | - |  |
| Total harmonic distortion | THD | $\mathrm{P}_{\mathrm{o}}=1 \mathrm{~mW}$ | - | 0.1 | 0.3 | \% |
| Output noise voltage | $\mathrm{V}_{\text {no }}$ | $\mathrm{R}_{\mathrm{g}}=600 \Omega$, Filter: IHF-A, SW6 -8: b | - | -100 | -96 | dBV |
| Cross talk | CT | $\mathrm{V}_{\mathrm{o}}=-20 \mathrm{dBV}$ | -53 | -60 | - | dB |
| Ripple rejection ratio | RR | $\mathrm{f}_{\mathrm{r}}=100 \mathrm{~Hz}, \mathrm{~V}_{\mathrm{r}}=-20 \mathrm{dBV}$ | -70 | -80 | - | dB |
| Muting attenuation | ATT1 | ALL MUTE SW: ON, $\mathrm{V}_{0}=-20 \mathrm{dBV}$ | -75 | -90 | - | dB |
|  | ATT2 | MUTE SW: ON, $\mathrm{V}_{0}=-20 \mathrm{dBV}$ | -47 | -62 | - |  |
| PW SW ON current | 119 | $\mathrm{V}_{\mathrm{CC} 1}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=0.9 \mathrm{~V}$ | 5 | - | - | $\mu \mathrm{A}$ |
| PW SW OFF voltage | V19 | $\mathrm{V}_{\mathrm{CC} 1}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=0.9 \mathrm{~V}$ | 0 | - | 0.3 | V |
| MUTE SW OFF current | $\mathrm{I}_{20-24}$ | $\mathrm{V}_{\mathrm{CC} 1}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=0.9 \mathrm{~V}$ | 5 | - | - | $\mu \mathrm{A}$ |
| MUTE SW ON voltage | $\mathrm{V}_{20-24}$ | $\mathrm{V}_{\mathrm{CC} 1}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=0.9 \mathrm{~V}$ | 0 | - | 0.1 | V |

## Test Circuit



## Markings



## Package Dimensions



Note 1) The solder plating portion in four corners of the package shall not be treated as an external terminal.
Note 2) Don't carry out soldering to four corners of the package.

Note 3) WOIM area : Resin surface

## RESTRICTIONS ON PRODUCT USE

- The information contained herein is subject to change without notice. 021023_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023_C
- The products described in this document are subject to the foreign exchange and foreign trade laws. 021023_E

About solderability, following conditions were confirmed

- Solderability
(1) Use of Sn-37Pb solder Bath
- solder bath temperature $=230^{\circ} \mathrm{C}$
- dipping time $=5$ seconds
- the number of times = once
- use of R-type flux
(2) Use of $\mathrm{Sn}-3.0 \mathrm{Ag}-0.5 \mathrm{Cu}$ solder Bath
- solder bath temperature $=245^{\circ} \mathrm{C}$
- dipping time $=5$ seconds
- the number of times = once
- use of R-type flux

