



# MEMORY STICK™ INTERCONNECT EXTENDER CHIPSET WITH LVDS SN65LVDT14—ONE DRIVER PLUS FOUR RECEIVERS SN65LVDT41—FOUR DRIVERS PLUS ONE RECEIVER

## FEATURES

- Integrated 110-Ω Nominal Receiver Line Termination Resistor
- Operates From a Single 3.3-V Supply
- Greater Than 125 Mbps Data Rate
- Flow-Through Pin-Out
- LVTTL Compatible Logic I/Os
- ESD Protection On Bus Pins Exceeds 16 kV
- Meets or Exceeds the Requirements of ANSI/TIA/EIA-644A Standard for LVDS
- 20-Pin PW Thin Shrink Small-Outline Package With 26-Mil Terminal Pitch

### APPLICATIONS


- Memory Stick Interface Extensions With Long Interconnects Between Host and Memory Stick™
- Serial Peripheral Interface<sup>™</sup> (SPI) Interface Extension to Allow Long Interconnects Between Master and Slave
- MultiMediaCard<sup>™</sup> Interface in SPI Mode
- General-Purpose Asymmetric Bidirectional Communication

## DESCRIPTION


The SN65LVDT14 combines one LVDS line driver with four terminated LVDS line receivers in one package. It is designed to be used at the Memory Stick end of an LVDS based Memory Stick interface extension.

The SN65LVDT41 combines four LVDS line drivers with a single terminated LVDS line receiver in one package. It is designed to be used at the host end of an LVDS based Memory Stick interface extension.

# SN65LVDT41 LOGIC DIAGRAM (POSITIVE LOGIC)



#### SN65LVDT14 LOGIC DIAGRAM (POSITIVE LOGIC)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Serial Peripheral Interface is a trademark of Motorola. MultiMediaCard is a trademark of MultiMediaCard Association. Memory Stick is a trademark of Sony.

#### SN65LVDT14 SN65LVDT41 SLLS530B-APRIL 2002-REVISED FEBRUARY 2006



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### TYPICAL MEMORY STICK INTERFACE EXTENSION



#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

		SN65LVDT14, SN65LVDT41	UNIT
Supply voltage range <sup>(2)</sup>	V <sub>CC</sub>	-0.5 to 4	V
Innut voltogo rongo	D or R	-0.5 to 6	V
Input voltage range	A, B, Y, or Z	-0.5 to 4	V
	Human body model <sup>(3)</sup> , A, B, Y, Z, and GND	±16	KV
Electrostatic discharge	Human body model <sup>(3)</sup> , all pins	±8	KV
	Charged device model <sup>(4)</sup> , all pins	±500	V
Continuous total power d	issipation	See Dissipation Ra	ting Table
Storage temperature range		-65 to 150	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds 260		260	°C

Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings (1) only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


- All voltage values, except differential I/O bus voltages are with respect to network ground terminal. (2)
- Tested in accordance with JEDEC Standard 22, Test Method A114-A. (3)(4)
- Tested in accordance with JEDEC Standard 22, Test Method C101.

#### PACKAGE DISSIPATION RATINGS

PACKAGE	T <sub>A</sub> <25℃	OPERATING FACTOR	T <sub>A</sub> = 85°C
	POWER RATING	ABOVE T <sub>A</sub> = 25°C	POWER RATING
PW	774 mW	6.2 mW/°C	402 mW

#### **RECOMMENDED OPERATING CONDITIONS**

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	3	3.3	3.6	V
V <sub>IH</sub>	High-level input voltage	2			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
V <sub>ID</sub>	Magnitude of differential input voltage	0.1		0.6	V
V <sub>IC</sub>	Common-mode input voltage, See Figure 1	$\frac{ V_{ID} }{2}$	2.4 -	$\frac{ V_{ID} }{2}$	V
			V	<sub>CC</sub> - 0.8	V
T <sub>A</sub>	Operating free-air temperature	-40		85	°C



## RECEIVER ELECTRICAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>ITH+</sub>	Positive-going differential input voltage threshold	See Figure 2 and Table 1			100	mV
V <sub>ITH-</sub>	Negative-going differential input voltage threshold	See Figure 2 and Table 1	-100			mv
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -8 mA	2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8 mA			0.4	V
I <sub>I</sub>	Input current (A or B inputs)	$V_I = 0 V$ and $V_I = 2.4 V$ , other input open			±40	μA
I <sub>I(OFF)</sub>	Power-off input current (A or B inputs)	$V_{CC} = 0 V, V_{I} = 2.4 V$			±40	μA
C <sub>i</sub>	Input capacitance, A or B input to GND	$V_I = A \sin 2\pi ft + CV$		5		pF
Zt	Termination impedance	V <sub>ID</sub> = 0.4 sin2.5E09 t V	88		132	Ω

(1) All typical values are at  $25^{\circ}$ C and with a 3.3-V supply.

#### **DRIVER ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OD</sub>	Differential output voltage magnitude	R <sub>L</sub> = 100 Ω,	247	340	454	
$\Delta  V_{OD} $	Change in differential output voltage magnitude between logic states	See Figure 3 and Figure 5	-50		50	mV
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage		1.125		1.375	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states	See Figure 6	-50		50	mV
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage			50	150	mV
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = 2 V			20	μA
IIL	Low-level input current	V <sub>IL</sub> = 0.8 V			10	μA
1	Chart aircuit autout aurrent	$V_{OY}$ or $V_{OZ} = 0 V$			±24	mA
IOS	Short-circuit output current	$V_{OD} = 0 V$			±12	ША
I <sub>O(OFF)</sub>	Power-off output current	$V_{CC} = 1.5 \text{ V}, V_{O} = 2.4 \text{ V}$			±1	μA

(1) All typical values are at 25°C and with a 3.3-V supply.

### **DEVICE ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
	Supply surrout	SN65LVDT14	Driver $R_L = 100 \Omega$ , Driver $V_I = 0.8 V$ or 2 V,			25	~ ^
IC	C Supply current	SN65LVDT41	Receiver $V_I = \pm 0.4 V$			35	mA

(1) All typical values are at 25°C and with a 3.3-V supply.

#### **RECEIVER SWITCHING CHARACTERISTICS**

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output		1	2.6	3.8	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output		1	2.6	3.8	ns
t <sub>r</sub>	Output signal rise time		0.15		1.2	ns
t <sub>f</sub>	Output signal fall time	C <sub>L</sub> = 10 pF, See Figure 4	0.15		1.2	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )			150	600	ps
t <sub>sk(o)</sub>	Output skew <sup>(1)</sup>			100	400	ps
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(2)</sup>				1	ns

(1)  $t_{sk(o)}$  is the magnitude of the time difference between the  $t_{pLH}$  or  $t_{pHL}$  of all the receivers of a single device with all of their inputs connected together.

(2) t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

## DRIVER SWITCHING CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output		0.9	1.7	2.9	
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	$R_1 = 100 \Omega, C_1 = 10 pF,$	0.9	1.6	2.9	~~~
t <sub>r</sub>	Differential output signal rise time	See Figure 7	0.26		1	ns
t <sub>f</sub>	Differential output signal fall time		0.26		1	1
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )			150	500	ps
t <sub>sk(o)</sub>	Output skew <sup>(1)</sup>	$R_L = 100 \Omega$ , $C_L = 10 pF$ , See Figure 7		80	150	ps
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(2)</sup>				1.5	ns

- (1) t<sub>sk(p)</sub> is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.
- (2) t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

#### PARAMETER MEASUREMENT INFORMATION




Figure 2. Receiver Voltage Definitions

APPLIED	/OLTAGES	RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON-MODE INPUT VOLTAGE
V <sub>IA</sub>	V <sub>IB</sub>	V <sub>ID</sub>	V <sub>IC</sub>
1.25 V	1.15 V	100 mV	1.2 V
1.15 V	1.25 V	-100 mV	1.2 V
2.4 V	2.3 V	100 mV	2.35 V
2.3 V	2.4 V	-100 mV	2.35 V
0.1 V	0.0 V	100 mV	0.05 V
0.0 V	0.1 V	-100 mV	0.05 V
1.5 V	0.9 V	600 mV	1.2 V
0.9 V	1.5 V	-600 mV	1.2 V
2.4 V	1.8 V	600 mV	2.1 V
1.8 V	2.4 V	-600 mV	2.1 V
0.6 V	0.0 V	600 mV	0.3 V
0.0 V	0.6 V	-600 mV	0.3 V

Table 1. Receiver Minimum and Maximum Input T	hreshold Test Voltages
---	------------------------





Figure 3. Driver Voltage and Current Definitions



A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 1 Mpps, pulse width = 0.5 ± 0.05 µs.  $C_L$  includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 4. Receiver Timing Test Circuit and Waveforms






Figure 5. Driver VDO Test Circuit



A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. The measurement of  $V_{OC(PP)}$  is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 6. Test Circuit and Definitions for the Driver Common-Mode Output Voltage




A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 1 Mpps, pulse width = 0.5 ± 0.05 µs. C<sub>L</sub> includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 7. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal



#### SN65LVDT41 (Marked as LVDT41)




 1Y
 1A

 1Z
 1B

 2Y
 2A

 2Z
 2B





#### **Function Tables**

RECEIVER			
INPUTS	OUTPUT		
$V_{ID} = V_A - V_B$	R		
$V_{ID} \ge 100 \text{ mV}$	н		
–100 mV < V <sub>ID</sub> < 100 mV	?		
$V_{ID} \le -100 \text{ mV}$	L		
Open	н		

H = high level, L = low level , ? = indeterminate

DRIVER			
INPUT	OUTPUTS		
D	Y	Z	
н	н	L	
L	L	н	
Open	L	н	

H = high level, L = low level

### RECEIVER EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS

**T** 3Y


1 3Z

1 4Y

1 4Z


**5**A

🗖 5B






#### DRIVER EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



#### **TYPICAL CHARACTERISTICS**

#### RECEIVER





#### **RECEIVER** (continued)







Figure 10.



#### DRIVER



#### **APPLICATION INFORMATION**



# EXTENDING THE MEMORY STICK INTERFACE USING LVDS SIGNALING OVER DIFFERENTIAL TRANSMISSION CABLES

Figure 14. System Level Block Diagram

The Memory Stick signaling interface operates in a master-slave architecture, with three active signal lines. The host (master) supplies a clock (SCLK) and bus-state (BS) signal to control the operation of the system. The SCLK and BS signals are unidirectional (simplex) from the host to the Memory Stick. The serial data input-output (SDIO) signal is a bidirectional (half-duplex) signal used to communicate both control and data information between the host and the Memory Stick. The direction of data control is managed by the host through a combination of BS line states and control information delivered to the Memory Stick.

The basic Memory Stick interface is capable of operating only over short distances due to the single-ended nature of the digital I/O signals. Such a configuration is entirely suitable for compact and portable devices where there is little if any separation between the host and the Memory Stick. In applications where a greater distance is needed between the host controller and the Memory Stick, it is necessary to utilize a different signaling method such as low voltage differential signaling, or LVDS. LVDS, as specified by the TIA/EIA-644-A standard, provides several benefits when compared to alternative long-distance signaling technologies: low radiated emissions, high noise immunity, low power consumption, inexpensive interconnect cables.

This device pair provides the necessary LVDS drivers and receivers specifically targeted at implementing a Memory Stick interconnect extension. It utilizes simplex links for the SCLK and BS signals, and two simplex links for the SDIO data. The half-duplex SDIO data is split into two simplex streams under control of the host processor by means of the direction (DIR) signal. The DIR signal is also carried from the host to the Memory Stick on a simplex LVDS link.

The switching of the SDIO signal flow direction in the single-ended interfaces is managed by electronic switch devices, identified by the CBT symbol in Figure 14. A suggested CBT device for this application is the SN74CBTLV1G125 from Texas Instruments Incorporated. These devices are available in space saving SOT-23 or SC-70 packages.

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65LVDT14PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDT14PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDT14PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDT14PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDT41PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDT41PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDT41PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDT41PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### TAPE AND REEL BOX INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDT14PWR	PW	20	SITE 41	330	16	6.95	7.1	1.6	8	16	Q1
SN65LVDT14PWR	PW	20	SITE 60	330	16	6.95	7.1	1.6	8	16	Q1
SN65LVDT41PWR	PW	20	SITE 41	330	16	6.95	7.1	1.6	8	16	Q1
SN65LVDT41PWR	PW	20	SITE 60	330	16	6.95	7.1	1.6	8	16	Q1



# PACKAGE MATERIALS INFORMATION

4-Oct-2007



Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
SN65LVDT14PWR	PW	20	SITE 41	346.0	346.0	33.0
SN65LVDT14PWR	PW	20	SITE 60	346.0	346.0	33.0
SN65LVDT41PWR	PW	20	SITE 41	346.0	346.0	33.0
SN65LVDT41PWR	PW	20	SITE 60	346.0	346.0	33.0

# **MECHANICAL DATA**

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

# PW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated