



## Dual P-Channel Enhancement-Mode MOSFET

### Product Summary

V <sub>DS</sub> (V)	r <sub>DS(on)</sub> (Ω)	I <sub>D</sub> (A)
-20	0.10 @ V <sub>GS</sub> = -10 V	± 3.5
	0.19 @ V <sub>GS</sub> = -4.5 V	± 2.5

Recommended upgrade: Si4947DY or Si4953DY

Lower profile/smaller size—see LITE FOOT® equivalent: Si6955DQ



### Absolute Maximum Ratings (T<sub>A</sub> = 25°C Unless Otherwise Noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	-20	V
Gate-Source Voltage	V <sub>GS</sub>	± 20	
Continuous Drain Current (T <sub>J</sub> = 150°C) <sup>a</sup>	I <sub>D</sub>	± 3.5	A
T <sub>A</sub> = 70°C		± 2.5	
Pulsed Drain Current	I <sub>DM</sub>	± 10	
Continuous Source Current (Diode Conduction) <sup>a</sup>	I <sub>S</sub>	-1.7	
Maximum Power Dissipation <sup>a</sup>	P <sub>D</sub>	2.0	W
T <sub>A</sub> = 70°C		1.3	
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C

### Thermal Resistance Ratings

Parameter	Symbol	Limit	Unit
Maximum Junction-to-Ambient <sup>a</sup>	R <sub>thJA</sub>	62.5	°C/W

Notes

a. Surface Mounted on FR4 Board, t ≤ 10 sec.

Updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #70134. A SPICE Model data sheet is available for this product (FaxBack document #70636).







**Specifications ( $T_J = 25^\circ\text{C}$  Unless Otherwise Noted)**

Parameter	Symbol	Test Condition	Min	Typ <sup>a</sup>	Max	Unit
<b>Static</b>						
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	-1.0			V
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$		-1		$\mu\text{A}$
		$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 70^\circ\text{C}$		-5		
On-State Drain Current <sup>b</sup>	$I_{D(\text{on})}$	$V_{DS} \leq -5 \text{ V}, V_{GS} = -10 \text{ V}$	-14			A
		$V_{DS} \leq -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	-2.5			
Drain-Source On-State Resistance <sup>b</sup>	$r_{DS(\text{on})}$	$V_{GS} = -10 \text{ V}, I_D = 3.5 \text{ A}$		0.10		$\Omega$
		$V_{GS} = -4.5 \text{ V}, I_D = 2 \text{ A}$		0.19		
Forward Transconductance <sup>b</sup>	$g_{fs}$	$V_{DS} = -15 \text{ V}, I_D = -3.5 \text{ A}$		4.0		S
Diode Forward Voltage <sup>b</sup>	$V_{SD}$	$I_S = -1.7 \text{ A}, V_{GS} = 0 \text{ V}$		-0.9	-1.2	V
<b>Dynamic<sup>a</sup></b>						
Total Gate Charge	$Q_g$	$V_{DS} = -10 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -3.5 \text{ A}$		13	30	nC
Gate-Source Charge	$Q_{gs}$			2		
Gate-Drain Charge	$Q_{gd}$			5		
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{DD} = -10 \text{ V}, R_L = 10 \Omega$ $I_D \cong -1 \text{ A}, V_{GEN} = -10 \text{ V}, R_G = 6 \Omega$		21	40	ns
Rise Time	$t_r$			12	25	
Turn-Off Delay Time	$t_{d(\text{off})}$			12	30	
Fall Time	$t_f$			11	20	
Source-Drain Reverse Recovery Time	$t_{rr}$	$I_F = -3.5 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$		50	100	

## Notes

- a. Guaranteed by design, not subject to production testing.  
 b. Pulse test; pulse width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .

## Typical Characteristics (25°C Unless Otherwise Noted)



## Typical Characteristics (25°C Unless Otherwise Noted)

