www.ti.com

# SN74LVCZ161284A 19-BIT IEEE STD 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP


SCES358B-SEPTEMBER 2001-REVISED MAY 2005

### **FEATURES**

- Power-On Reset (POR) Prevents Printer Errors When Printer Is Turned On, But No Valid Signal Is at Pins A9–A13
- Operates From 3 V to 3.6 V
- 1.4-kΩ Pullup Resistors Integrated on All Open-Drain Outputs Eliminate the Need for Discrete Resistors
- Designed for IEEE Std 1284-I (Level-1 Type) and IEEE Std 1284-II (Level-2 Type) Electrical Specifications
- Flow-Through Architecture Optimizes PCB Layout
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 4000-V Human-Body Model (A114-A)
  - 350-V Machine Model (A115-A)
  - 1500-V Charged-Device Model (C101)

### **DESCRIPTION/ORDERING INFORMATION**

The SN74LVCZ161284A is designed for 3-V to 3.6-V  $V_{CC}$  operation. This device provides asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.



This device has eight bidirectional bits; data can flow in the A-to-B direction when the direction-control (DIR) input is high and in the B-to-A direction when DIR is low. This device also has five drivers that drive the cable side and four receivers. The SN74LVCZ161284A has one receiver dedicated to the HOST LOGIC line and a driver to drive the PERI LOGIC line.

The output drive mode is determined by the high-drive (HD) control pin. When HD is high, the outputs are in a totem-pole configuration and in an open-drain configuration when HD is low. This meets the drive requirements as specified in the IEEE Std 1284-I (level-1 type) and IEEE Std 1284-II (level-2 type) parallel peripheral-interface specifications. Except for HOST LOGIC IN and peripheral logic out (PERI LOGIC OUT), all cable-side pins have a 1.4-k $\Omega$  integrated pullup resistor. The pullup resistor is switched off if the associated output driver is in the low state or if the output voltage is above  $V_{CC}$  CABLE. If  $V_{CC}$  CABLE is off, PERI LOGIC OUT is set to low.

The device has two supply voltages.  $V_{CC}$  is designed for 3-V to 3.6-V operation.  $V_{CC}$  CABLE supplies the inputs and output buffers of the cable side only and is designed for 3-V to 3.6-V and for 4.7-V to 5.5-V operation. Even when  $V_{CC}$  CABLE is 3 V to 3.6 V, the cable-side I/O pins are 5-V tolerant.

### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAG	E <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	TSSOP – DGG Tape and reel		SN74LVCZ161284AGR	LVCZ161284A

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# SN74LVCZ161284A 19-BIT IEEE STD 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP

SCES358B-SEPTEMBER 2001-REVISED MAY 2005



# **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

The power-on reset (POR) ensures that the Y outputs (Y9–Y13) stay in the high state after power on until an associated input (A9–A13) goes high. When an associated input goes high, all Y outputs are activated, and noninverting signals of the associated inputs are driven through Y outputs. This special feature prevents printer system errors caused by deasserting the BUSY signal in the cable at power on.


### **FUNCTION TABLE**

INP	JTS	OUTPUT	MODE
DIR	HD	OUIFUI	MODE
	-	Open drain	A9-A13 to Y9-Y13 and PERI LOGIC IN to PERI LOGIC OUT
L	L	Totem pole	B1-B8 to A1-A8 and C14-C17 to A14-A17
L	Н	Totem pole	B1-B8 to A1-A8, A9-A13 to Y9-Y13, PERI LOGIC IN to PERI LOGIC OUT, and C14-C17 to A14-A17
Н	-	Open drain	A1-A8 to B1-B8, A9-A13 to Y9-Y13, and PERI LOGIC IN to PERI LOGIC OUT
'''			C14-C17 to A14-A17
Н	Н	Totem pole	A1-A8 to B1-B8, A9-A13 to Y9-Y13, C14-C17 to A14-A17, and PERI LOGIC IN to PERI LOGIC OUT



# **LOGIC DIAGRAM** V<sub>CC</sub> CABLE 42 See Note A 48 DIR See Note A HD See Note B A1-A8 B1-B8 A9-A13 -Y9-Y13 See Note C **PERI LOGIC IN** PERI LOGIC OUT C14-C17 A14-A17 HOST LOGIC IN HOST LOGIC OUT

- NOTES: A. The PMOS transistors prevent backdriving current from the signal pins to V<sub>CC</sub> CABLE when V<sub>CC</sub> CABLE is open or at GND. The PMOS transistor is turned off when the associated driver is in the low state.
  - B. The PMOS transistor prevents backdriving current from the signal pins to  $V_{CC}$  CABLE when  $V_{CC}$  CABLE is open or at GND.
  - C. Active input detection circuit forces Y9-Y13 to the high state after power on, until one of the A9-A13 pins goes high (see below).



# SN74LVCZ161284A 19-BIT IEEE STD 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP

SCES358B-SEPTEMBER 2001-REVISED MAY 2005



# **Absolute Maximum Ratings**(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub> CABLE	Supply voltage range		-0.5	7	V
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
V <sub>I</sub>	lanut and output valtage range	Cable side <sup>(2)(3)</sup>	-2	7	V
V <sub>O</sub>	Input and output voltage range	Peripheral side <sup>(2)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
	Continuous sutput surrent	Except PERI LOGIC OUT		±50	A
10	Continuous output current	PERI LOGIC OUT		±100	mA
	Continuous current through each V <sub>CC</sub> or GND			±200	mA
I <sub>SK</sub>	Output high sink current	$V_O = 5.5 \text{ V}$ and $V_{CC}$ CABLE = 3 V		65	mA
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>		70	°C/W	
T <sub>stg</sub>	Storage temperature range	-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# **Recommended Operating Conditions**(1)

			MIN	MAX	UNIT	
V <sub>CC</sub> CABLE	.E Supply voltage for the cable side, $V_{CC}$ CABLE $\geq V_{CC}$				V	
V <sub>CC</sub>	Supply voltage		3	3.6	V	
		A, B, DIR, and HD	2			
\	Himb laval innut valtana	C14-C17	2.3			
$V_{IH}$	High-level input voltage	HOST LOGIC IN	2.6		V	
		PERI LOGIC IN	2			
V <sub>IL</sub> Low-level input voltage		A, B, DIR, and HD		0.8		
	Law law Daniel Sand williams	C14-C17		0.8		
	Low-level input voltage	HOST LOGIC IN		1.6	V	
		PERI LOGIC IN		0.8		
\ /	lanut valta es	Peripheral side	0	$V_{CC}$	V	
V <sub>I</sub>	Input voltage	Cable side	0	5.5	V	
Vo	Open-drain output voltage	HD low	0	5.5	V	
		HD high, B and Y outputs		-14		
I <sub>OH</sub>	High-level output current	A outputs and HOST LOGIC OUT		-4	mA	
		PERI LOGIC OUT		-0.5		
I <sub>OL</sub>		B and Y outputs		14		
	Low-level output current	A outputs and HOST LOGIC OUT		4	mA	
		PERI LOGIC OUT		84		
T <sub>A</sub>	Operating free-air temperature		0	70	°C	

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(3)</sup> The ac input voltage pulse duration is limited to 40 ns if the amplitude is greater than -0.5 V.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

# SN74LVCZ161284A 19-BIT IEEE STD 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP

SCES358B-SEPTEMBER 2001-REVISED MAY 2005

### **Electrical Characteristics**

over recommended operating free-air temperature range,  $V_{CC}$  CABLE = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP(1)	MAX	UNIT
$\Delta V_t$	All inputs except C inputs and HOST LOGIC IN			0.4		
Hysteresis (V <sub>T+</sub> – V <sub>T-</sub> )	HOST LOGIC IN		3.3 V	0.2		V
( V   + V   -)	C inputs			0.8		
	LID bink D and V sutauta	1	3 V	2.23		
	HD high, B and Y outputs	$I_{OH} = -14 \text{ mA}$	3.3 V <sup>(2)</sup>	2.4		
V	HD high, A outputs, and	$I_{OH} = -4 \text{ mA}$	3 V	2.4		V
V <sub>OH</sub>	HOST LOGIC OUT	$I_{OH} = -50 \mu A$	3 V	2.8		V
	PERI LOGIC OUT	$I_{OH} = -0.5 \text{ mA}$	3.15 V	3.1		
	PERI LOGIC OUT	I <sub>OH</sub> = -0.5 IIIA	3.3 V <sup>(2)</sup>	4.5		
	B and Y outputs	I <sub>OL</sub> = 14 mA			0.77	
V	A outputs and HOST LOGIC OUT	$I_{OL} = 50 \mu A$	3 V		0.2	V
V <sub>OL</sub>	A outputs and HOST LOGIC OUT	$I_{OL} = 4 \text{ mA}$	3 V		0 4	V
	PERI LOGIC OUT	I <sub>OL</sub> = 84 mA			0.9	
	C inputs	$V_I = V_{CC}$	3.6 V <sup>(3)</sup>		50	μΑ
I <sub>I</sub>	Ciriputs	V <sub>I</sub> = GND (pullup resistors)	3.0 V (*)		-3.5	mA
	All inputs except B or C inputs	$V_I = V_{CC}$ or GND	3.6 V		±1	μΑ
	A1–A8	$V_O = V_{CC}$ or GND	3.6 V		±20	μΑ
1	B outputs	$V_O = V_{CC}$ CABLE	3.6 V		50	μΑ
l <sub>OZ</sub>	Boulpuis	$V_O = GND$ (pullup resistors)	3.6 V <sup>(3)</sup>		-3.5	mA
	Open-drain Y outputs	V <sub>O</sub> = GND (pullup resistors)	3.6 V <sup>(3)</sup>		-3.5	mA
	R and V outputs	V <sub>O</sub> = 5.5 V	0 to 1.5 V <sup>(4)</sup>		350	μΑ
I <sub>OZPU</sub>	B and Y outputs	V <sub>O</sub> = GND	0 10 1.5 0 1.5		-5	mA
	R and V autouta	V <sub>O</sub> = 5.5 V	0 to 1.5 V <sup>(4)</sup>		350	μΑ
I <sub>OZPD</sub>	B and Y outputs	V <sub>O</sub> = GND	0 10 1.5 0 1.5		-5	mA
	Power-down input leakage, except A1–A8 or B1–B8 inputs	$V_I$ or $V_O = 0$ to 3.6 V	0(3)		100	4
I <sub>off</sub>	Power-down output leakage, B1–B8 and Y9–Y13 outputs	$V_1 \text{ or } V_0 = 0 \text{ to } 5.5 \text{ V}$			100	μΑ
-1		V 0ND (40 II )	3.6 V <sup>(5)</sup>		45	
I <sub>cc</sub>		$V_I = GND (12 \times pullup)$	3.6 V		70	mA
		$V_I = V_{CC},$ $I_O = 0$	3.6 V		0.8	
C <sub>i</sub>	All inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	3		pF
C <sub>io</sub>	I/O ports	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V	7		pF
Z <sub>O</sub>	Cable side	I <sub>OH</sub> = -35 mA	3.3 V	45		Ω
R pullup	Cable side	V <sub>O</sub> = 0 V (in high-impedance state)	3.3 V	1.15	1.65	kΩ

<sup>(1)</sup> Typical values are measured at  $V_{CC} = 3.3 \text{ V}$ ,  $V_{CC} \text{ CABLE} = 5 \text{ V}$ , and  $T_A = 25^{\circ}\text{C}$ . (2)  $V_{CC} \text{ CABLE} = 4.7 \text{ V}$  (3)  $V_{CC} \text{ CABLE} = 3.6 \text{ V}$  (4) Connect the  $V_{CC}$  pin and the  $V_{CC}$  CABLE pin. (5)  $V_{CC} \text{ CABLE} = 4.7 \text{ V}$ 



### **Switching Characteristics**


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2 and Figure 3)

P	ARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP <sup>(1)</sup> MAX	UNIT
t <sub>PLH</sub>	Totom nole	A1–A8	B1–B8	1	22	20
t <sub>PHL</sub>	Totem pole	A1-A8	B I – B0	1	22	ns
t <sub>PLH</sub>	Totem pole	A9–A13	Y9–Y13	1	20	ns
t <sub>PHL</sub>	rotem pole	A9-A13	19-113	1	20	115
t <sub>PLH</sub>	Totem pole	B1–B8	A1–A8	1	10	ns
t <sub>PHL</sub>	rotem pole	D I – D0	A I–Ao	1	10	115
t <sub>PLH</sub>	Totem pole	C14-C17	A14-A17	1	11	ns
t <sub>PHL</sub>	rotem pole	614–617	A14-A17	1	11	115
t <sub>PLH</sub>	Totem pole	PERI LOGIC IN	PERI LOGIC OUT	1	13	ns
t <sub>PHL</sub>	rotem pole	PERI LOGIC IN	PERI LOGIC OUT	1	13	115
t <sub>PLH</sub>	Totom polo	HOST LOGIC IN	HOST LOGIC OUT	1	13	ns
t <sub>PHL</sub>	Totem pole	HOST LOGIC IN	HOST LOGIC OUT	1	13	115
t <sub>slew</sub>	Totem pole	B1-B8 and Ys	9–Y13 outputs	0.05	0.4	V/ns
t <sub>PZH</sub>		HD	B1-B8, Y9-Y13, and	1	20	20
t <sub>PHZ</sub>		ПО	PERI LOGIC OUT	1	15	ns
t <sub>en</sub> -t <sub>dis</sub>		DIR	A1–A8	1	15	ns
t <sub>PHZ</sub>		DIR	D1 D0	1	15	20
t <sub>PLZ</sub>			B1–B8	1	15	ns
t <sub>r</sub> , t <sub>f</sub>	Open drain	A1–A13	B1-B8 or Y9-Y13	1	120	ns
t <sub>sk(0)</sub> (2)		A1-A8 or B1-B8	B1-B8 or A1-A8		2.5 10	ns

# **Operating Characteristics**

 $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$ 

	PARAMETER	TEST C	ONDITIONS	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance	Outputs enabled	$C_{L} = 0$ ,	f = 10 MHz	45	pF




One of pins A9-A13 is switched as shown above, and the other four inputs are forced at low state.


Figure 1. Error-Free Circuit Timing

Typical values are measured at V<sub>CC</sub> = 3.3 V, V<sub>CC</sub> CABLE = 5 V, and T<sub>A</sub> = 25°C. Skew is measured at 1/2 (V<sub>OH</sub> + V<sub>OL</sub>) for signals switching in the same direction.

### PARAMETER MEASUREMENT INFORMATION



SLEW RATE A-TO-B OR A-TO-Y LOAD (TOTEM POLE)



### A-TO-B LOAD OR A-TO-Y LOAD (OPEN DRAIN)

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. When  $V_{CC}$  CABLE is 3.3 V  $\pm$  0.3 V, slew rate is measured between 0.4 V and 0.9 V for the rising edge and between 2.4 V and 1.9 V for the falling edge. When  $V_{CC}$  CABLE is 5 V  $\pm$  0.5 V, slew rate is measured between 0.4 V and 1.9 V for the rising edge and between 95%  $V_{CC}$  CABLE and 50%  $V_{CC}$  CABLE for the falling edge.


$$\mathbf{t_{slew}} \, \mathsf{fall} \, = \, \mathsf{V_{CC}} \bigg( \frac{95\% \, - \, 50\%}{\mathsf{t_{f1}}} \bigg) \qquad \quad \mathsf{t_{slew}} \, \mathsf{rise} \, = \, \bigg( \frac{1.9 \, \mathsf{V} - 0.4 \, \mathsf{V}}{\mathsf{t_{r1}}} \bigg)$$

- C. Input rise  $(t_f)$  and fall  $(t_f)$  times are 3 ns. Rise and fall times (open drain) are <120 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.


Figure 2. Load Circuits and Voltage Waveforms



### PARAMETER MEASUREMENT INFORMATION



**B-TO-A LOAD (TOTEM POLE)** 



A-TO-B LOAD OR A-TO-Y LOAD (TOTEM POLE)

NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Input rise and fall times are 3 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- D. Input rise and fall times are 3 ns. Pulse duration is 150 ns <  $t_w$  < 10  $\mu$ s.
- E. The outputs are measured one at a time, with one transition per measurement.
- F.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- G. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- H. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

Figure 3. Load Circuits and Voltage Waveforms





i.com 27-Sep-2007

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins Pa	ackage Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
74LVCZ161284AGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCZ161284AGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




### TAPE AND REEL BOX INFORMATION

# REEL DIMENSIONS Reel Diameter Reel Width



	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCZ161284AGR	DGG	48	SITE 41	330	24	8.6	15.8	1.8	12	24	Q1





Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
SN74LVCZ161284AGR	DGG	48	SITE 41	346.0	346.0	41.0

# DGG (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE PACKAGE

### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com microcontroller.ti.com Microcontrollers www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2008, Texas Instruments Incorporated