

Multiple Switch Detection Interface with Suppressed Wake-Up and 32mA Wetting Current

Freescale offers multiple Switch Detection Interface Devices. The 33975 Multiple Switch Detection Interface with Suppressed Wake-Up is designed to detect the closing and opening of up to 22 switch contacts. The switch status, either open or closed, is transferred to the microprocessor unit (MCU) through a serial peripheral interface (SPI). The device also features a 22-to-1 analog multiplexer for reading inputs as analog.

The 33975 device has two modes of operation, Normal and Sleep. Normal mode allows programming of the device and supplies switch contacts with pull-up or pull-down current as it monitors switch change of state. The Sleep mode provides low quiescent current, which makes the 33975 ideal for automotive and industrial products requiring low sleep state currents.


Improvements are a programmable interrupt timer for Sleep mode that can be disabled, switch detection currents of 32 mA and 4.0 mA for switch-to-ground inputs, and an interrupt bit that can be reset.

Features

- Designed to Operate $5.5\text{ V} \leq V_{PWR} \leq 28\text{ V}$
- Switch Input Voltage Range -14 V to V_{PWR}
- Interfaces Directly to Microprocessor Using 3.3 V/5.0 V SPI Protocol
- Selectable Wake-Up on Change of State
- Selectable Wetting Current (32 mA or 4.0 mA for switch-to-ground inputs)
- 8 Programmable Inputs (Switches to Battery or Ground)
- 14 Switch-to-Ground Inputs
- V_{PWR} Standby Current 100 μA Typical, V_{DD} Standby Current 20 μA Typical
- Pb-free 32-terminal suffix EK

33975
33975A

**MULTIPLE SWITCH
DETECTION INTERFACE WITH
SUPPRESSED WAKE-UP**



EK Suffix (Pb-Free)
98ARL10543D
32-TERMINAL SOICW EP

ORDERING INFORMATION

Device	Temperature Range (T_A)	Package
MC33975EK/R2	-40°C to 125°C	32 SOICW-EP
PC33975AEK/R2		




Figure 1. 33975 Simplified Application Diagram

* This document contains certain information on a new product. Specifications and information herein are subject to change without notice.

DEVICE VARIATIONS

Table 1. Device Variations

Freescall Part No.	Switch Input Voltage Range	Other Significant Device Variations	Reference Location
MC33975	-14 to 38 V _{DC}	None	5
PC33975A	-14 to 40 V _{DC}	None	5

INTERNAL BLOCK DIAGRAM




Figure 2. 33975 Simplified Internal Block Diagram

TERMINAL CONNECTIONS




Figure 3. 33975 Terminal Connections

Table 2. Terminal Definitions

A functional description of each terminal can be found in the Functional Terminal Description section on page [11](#).

Terminal	Terminal Name	Formal Name	Description
1	GND	Ground	Ground for logic, analog, and switch-to-battery inputs.
2	SI	SPI Slave In	SPI control data input terminal from MCU to 33975.
3	SCLK	Serial Clock	SPI control clock input terminal.
4	$\overline{\text{CS}}$	Chip Select	SPI control chip select input terminal from MCU to 33975. Logic [0] allows data to be transferred in.
5–8 25–28	SPn	Programmable Switches 0–3 Programmable Switches 4–7	Programmable switch-to-battery or switch-to-ground input terminals.
9–15, 18–24	SGn	Switch-to-Ground Inputs 0–6 Switch-to-Ground Inputs 13–7	Switch-to-ground input terminals.
16	VPWR	Battery Input	Battery supply input terminal. This terminal requires external reverse battery protection.
17	$\overline{\text{WAKE}}$	Wake-Up	Open drain wake-up output is designed to control a power supply enable terminal.
29	$\overline{\text{INT}}$	Interrupt	Open-drain output to MCU is used to indicate input switch change of state.
30	AMUX	Analog Multiplex Output	Analog multiplex output.
31	VDD	Voltage Drain Supply	3.3/5.0 V supply sets SPI communication level for SO driver.
32	SO	SPI Slave Out	Provides digital data from 33975 to MCU.

MAXIMUM RATINGS

Table 3. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these limits may cause malfunction or permanent damage to the device.

Rating	Symbol	Value	Unit
ELECTRICAL RATINGS			
V _{DD} Supply Voltage	–	-0.3 to 7.0	V _{DC}
$\overline{\text{CS}}$, SI, SO, SCLK, $\overline{\text{INT}}$, AMUX	–	-0.3 to 7.0	V _{DC}
$\overline{\text{WAKE}}$	–	-0.3 to 40	V _{DC}
V _{PWR} Supply Voltage	–	-0.3 to 50	V _{DC}
Switch Input Voltage Range MC33975 PC339775A	–	-14 to 38 -14 to 40	V _{DC}
Frequency of SPI Operation (V _{DD} = 5.0 V)	–	6.0	MHz
ESD Voltage ⁽¹⁾ Human Body Model ⁽²⁾ Applies to all non-input terminals Machine Model Charge Device Model Corner Terminals Interior Terminals	V _{ESD}	±4000 ±2500 ±200 750 500	V
THERMAL RATINGS			
Operating Temperature Ambient Junction Case	T _A T _J T _C	-40 to 125 -40 to 150 -40 to 125	°C
Storage Temperature	T _{STG}	-55 to 150	°C
Power Dissipation ⁽³⁾	P _D	1.7	W
Thermal Resistance Junction to Ambient Between the Die and the Exposed Die Pad ⁽⁴⁾	R _{θJA} R _{θJC}	71 1.2	°C/W
Peak Package Reflow Temperature During Solder Mounting ⁽⁵⁾	T _{SOLDER}	245	°C

Notes

- ESD testing is performed in accordance with the Human Body Model (C_{ZAP} = 100 pF, R_{ZAP} = 1500 Ω), the Machine Model (C_{ZAP} = 200 pF, R_{ZAP} = 0 Ω), and the Charge Device Model.
- All Programmable Switches (SP) and Switch-to-Ground (SG) input terminals when tested individually.
- Maximum power dissipation at T_J = 150°C junction temperature with no heatsink used.
- Thermal resistance between the die and the exposed die pad.
- Terminal soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.

STATIC ELECTRICAL CHARACTERISTICS

Table 4. Static Electrical Characteristics

Characteristics noted under conditions of $3.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $8.0\text{ V} \leq V_{PWR} \leq 28\text{ V}$, $-40^{\circ}\text{C} \leq T_C \leq 125^{\circ}\text{C}$ unless otherwise noted. Where applicable, typical values reflect the parameter's approximate average value with $V_{PWR} = 13\text{ V}$, $T_A = 25^{\circ}\text{C}$.

Characteristic	Symbol	Min	Typ	Max	Unit
POWER INPUT					
Supply Voltage					V
Supply Voltage Range Quasi-Functional ⁽⁶⁾	$V_{PWR(qf)}$	5.5	—	8.0	
Fully Operational	$V_{PWR(fo)}$	8.0	—	28	
Supply Voltage Range Quasi-Functional ⁽⁷⁾	$V_{PWR(qf)}$	28	—	38/40	
Supply Voltage					V
VPWR Supply Voltage Power On Reset	$V_{PWR(POR)}$	4.2	4.6	5.0	
Supply Current					mA
All Switches Open, Normal Mode, Tri-State Disabled	$I_{PWR(on)}$	—	4.0	8.0	
Sleep State Supply Current					μA
Scan Timer = 64 ms, Switches Open	$I_{PWR(ss)}$	40	70	100	
Logic Supply Voltage	V_{DD}	3.0	—	5.5	V
Logic Supply Current					mA
All Switches Open, Normal Mode	I_{DD}	—	0.25	0.5	
Sleep State Logic Supply Current					μA
Scan Timer = 64 ms, Switches Open	$I_{DD(ss)}$	—	10	20	

SWITCH INPUT

Pulse Wetting Current Switch-to-Battery (Current Sink)	I_{Pulse}				mA
$5.5\text{ V} \leq V_{PWR} \leq 28\text{ V}$		12	15	18	
Pulse Wetting Current Switch-to-Ground (Current Source)	I_{Pulse}				mA
$5.5\text{ V} \leq V_{PWR} \leq 8.0\text{ V}$		7.0	9.0	—	
$8.0\text{ V} \leq V_{PWR} \leq 28\text{ V}$		24	32	36	
Sustain Current Switch-to-Battery Input (Current Sink)	$I_{sustain}$				mA
$5.5\text{ V} \leq V_{PWR} \leq 28\text{ V}$		1.8	2.1	2.4	
Sustain Current Switch-to-Ground Input (Current Source)	$I_{sustain}$				mA
$5.5\text{ V} \leq V_{PWR} \leq 8.0\text{ V}$		0.5	1.0	—	
$8.0\text{ V} \leq V_{PWR} \leq 28\text{ V}$		3.6	4.0	4.4	
Sustain Current Matching Between Channels on Switch-to-Ground Inputs	I_{Match}				%
$\frac{I_{SUS(MAX)} - I_{SUS(MIN)}}{I_{SUS(MIN)}} \times 100$		—	2.0	5.0	

Notes

- Device operational. Wetting and sustain currents are reduced. Operating the analog multiplexer below 8.0 V is not recommended.
- Thermal considerations must be taken when operating the device above 28 V.

Table 4. Static Electrical Characteristics (continued)

Characteristics noted under conditions of $3.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $8.0\text{ V} \leq V_{PWR} \leq 28\text{ V}$, $-40^\circ\text{C} \leq T_C \leq 125^\circ\text{C}$ unless otherwise noted. Where applicable, typical values reflect the parameter's approximate average value with $V_{PWR} = 13\text{ V}$, $T_A = 25^\circ\text{C}$.

Characteristic	Symbol	Min	Typ	Max	Unit
SWITCH INPUT (CONTINUED)					
Input Offset Current when Selected as Analog	I_{offset}	-2.0	1.4	2.0	μA
Input Offset Voltage when Selected as Analog $V_{(\text{SP\&SGinputs})}$ to AMUX Output	V_{offset}	-10	2.5	10	mV
Analog Operational Amplifier Output Voltage Sink $250\text{ }\mu\text{A}$	V_{OL}	–	10	30	mV
Analog Operational Amplifier Output Voltage Source $250\text{ }\mu\text{A}$	V_{OH}	$V_{DD} - 0.1$	–	–	V
Switch Detection Threshold	V_{th}	3.70	4.0	4.3	V
Temperature Monitor ⁽⁸⁾ , ⁽⁹⁾	T_{LIM}	155	–	185	$^\circ\text{C}$
Temperature Monitor Hysteresis ⁽⁹⁾	$T_{\text{LIM(hys)}}$	5.0	10	15	$^\circ\text{C}$

Notes

8. Thermal shutdown of 16 mA and 32 mA pull-up and pull-down current sources only. 4.0 mA and 2.0 mA current source/sink and all other functions remain active.
9. This parameter is guaranteed by design; however it is not production tested.

Table 4. Static Electrical Characteristics (continued)

Characteristics noted under conditions of $3.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $8.0\text{ V} \leq V_{PWR} \leq 28\text{ V}$, $-40^\circ\text{C} \leq T_C \leq 125^\circ\text{C}$ unless otherwise noted. Where applicable, typical values reflect the parameter's approximate average value with $V_{PWR} = 13\text{ V}$, $T_A = 25^\circ\text{C}$.

Characteristic	Symbol	Min	Typ	Max	Unit
DIGITAL INTERFACE					
Input Logic High-Voltage Thresholds ⁽¹⁰⁾	V_{IH}	$0.7 \times V_{DD}$	–	$V_{DD} + 0.3$	V
Input Logic Low-Voltage Thresholds ⁽¹⁰⁾	V_{IL}	$\text{GND} - 0.3$	–	$0.2 \times V_{DD}$	V
SCLK, SI, Tri-State SO Input Current 0.0 V to V_{DD}	$I_{SCLK}, I_{SI},$ $I_{SO(Tri)}$	-10	–	10	μA
$\overline{\text{CS}}$ Input Current $\overline{\text{CS}} = V_{DD}$	$I_{\overline{\text{CS}}}$	-10	–	10	μA
$\overline{\text{CS}}$ Pull-Up Current $\overline{\text{CS}} = 0.0\text{ V}$	$I_{\overline{\text{CS}}}$	30	–	100	μA
SO High-State Output Voltage $I_{SO(\text{high})} = -200\text{ }\mu\text{A}$	$V_{SO(\text{high})}$	$V_{DD} - 0.8$	–	VDD	V
SO Low-State Output Voltage $I_{SO(\text{high})} = 1.6\text{ mA}$	$V_{SO(\text{low})}$	–	–	0.4	V
Input Capacitance on SCLK, SI, Tri-State SO ⁽¹¹⁾	C_{IN}	–	–	20	pF
$\overline{\text{INT}}$ Internal Pull-Up Current	–	15	40	100	μA
$\overline{\text{INT}}$ Voltage $\overline{\text{INT}} = \text{Open Circuit}$	$V_{\overline{\text{INT}}(\text{high})}$	$V_{DD} - 0.5$	–	VDD	V
$\overline{\text{INT}}$ Voltage $I_{\overline{\text{INT}}} = 1.0\text{ mA}$	$V_{\overline{\text{INT}}(\text{low})}$	–	0.2	0.4	V
$\overline{\text{WAKE}}$ Internal Pull-Up Current	$I_{\overline{\text{WAKE}}(\text{pu})}$	20	40	100	μA
$\overline{\text{WAKE}}$ Voltage $\overline{\text{WAKE}} = \text{Open Circuit}$	$V_{\overline{\text{WAKE}}(\text{high})}$	4.0	4.3	5.3	V
$\overline{\text{WAKE}}$ Voltage $I_{\overline{\text{WAKE}}} = 1.0\text{ mA}$	$V_{\overline{\text{WAKE}}(\text{low})}$	–	0.2	0.4	V
$\overline{\text{WAKE}}$ Voltage ⁽¹¹⁾ Maximum Voltage Applied to $\overline{\text{WAKE}}$ Through External Pull-Up	$V_{\overline{\text{WAKE}}(\text{max})}$	–	–	40	V

Notes

10. Upper and lower logic threshold voltage levels apply to SI, $\overline{\text{CS}}$, and SCLK.
11. This parameter is guaranteed by design however, is not production tested.

DYNAMIC ELECTRICAL CHARACTERISTICS

Table 5. Dynamic Electrical Characteristics

Characteristics noted under conditions of $3.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $8.0\text{ V} \leq V_{PWR} \leq 28\text{ V}$, $-40^{\circ}\text{C} \leq T_C \leq 125^{\circ}\text{C}$ unless otherwise noted. Where applicable, typical values reflect the parameter's approximate average value with $V_{PWR} = 13\text{ V}$, $T_A = 25^{\circ}\text{C}$.

Characteristic	Symbol	Min	Typ	Max	Unit
SWITCH INPUT					
Pulse Wetting Current Time	$t_{\text{pulse(on)}}$	15	16	22	ms
Interrupt Delay Time Normal Mode	$t_{\text{int-dly}}$	–	5.0	16	μs
Sleep Mode Switch Scan Time	t_{scan}	100	200	300	μs
Calibrated Scan Timer Accuracy Sleep Mode	$t_{\text{scan timer}}$	–	–	10	%
Calibrated Interrupt Timer Accuracy Sleep Mode	$t_{\text{int timer}}$	–	–	10	%

DIGITAL INTERFACE TIMING ⁽¹²⁾

Required Low State Duration on VPWR for Reset ⁽¹³⁾ $V_{PWR} \leq 0.2\text{ V}$	t_{RESET}	–	–	10	μs
Falling Edge of $\overline{\text{CS}}$ to Rising Edge of SCLK Required Setup Time	t_{lead}	100	–	–	ns
Falling Edge of SCLK to Rising Edge of $\overline{\text{CS}}$ Required Setup Time	t_{lag}	50	–	–	ns
SI to Falling Edge of SCLK Required Setup Time	$t_{\text{SI(su)}}$	16	–	–	ns
Falling Edge of SCLK to SI Required Hold Time	$t_{\text{SI(hold)}}$	20	–	–	ns
SI, $\overline{\text{CS}}$, SCLK Signal Rise Time ⁽¹⁴⁾	$t_{\text{r(SI)}}$	–	5.0	–	ns
SI, $\overline{\text{CS}}$, SCLK Signal Fall Time ⁽¹⁴⁾	$t_{\text{f(SI)}}$	–	5.0	–	ns
Time from Falling Edge of $\overline{\text{CS}}$ to SO Low Impedance ⁽¹⁵⁾	$t_{\text{SO(en)}}$	–	–	55	ns
Time from Rising Edge of $\overline{\text{CS}}$ to SO High Impedance ⁽¹⁶⁾	$t_{\text{SO(dis)}}$	–	–	55	ns
Time from Rising Edge of SCLK to SO Data Valid ⁽¹⁷⁾	t_{valid}	–	25	55	ns

Notes

12. These parameters are guaranteed by design. Production test equipment uses 4.16 MHz, 5.0 V SPI interface.
13. This parameter is guaranteed by design but not production tested.
14. Rise and Fall time of incoming SI, $\overline{\text{CS}}$, and SCLK signals suggested for design consideration to prevent the occurrence of double pulsing.
15. Time required for valid output status data to be available on SO terminal.
16. Time required for output states data to be terminated at SO terminal.
17. Time required to obtain valid data out from SO following the rise of SCLK with 200 pF load.

Figure 6. Normal Mode Interrupt Operation



FUNCTIONAL DESCRIPTIONS

INTRODUCTION

The 33975 device is an integrated circuit designed to provide systems with ultra-low quiescent sleep/wake-up modes and a robust interface between switch contacts and a microprocessor. The 33975 replaces many of the discrete components required when interfacing to microprocessor-based systems while providing switch ground offset protection, contact wetting current, and system wake-up.

The 33975 features 8-programmable switch-to-ground or switch-to-battery inputs and 14 switch-to-ground inputs. All

switch inputs may be read as analog inputs through the analog multiplexer (AMUX). Other features include a programmable wake-up timer, programmable interrupt timer, programmable wake-up/interrupt bits, and programmable wetting current settings.

This device is designed primarily for automotive applications but may be used in a variety of other applications such as computer, telecommunications, and industrial controls.

FUNCTIONAL TERMINAL DESCRIPTION

CHIP SELECT ($\overline{\text{CS}}$)

The system MCU selects the 33975 to receive communication using the chip select ($\overline{\text{CS}}$) terminal. With the $\overline{\text{CS}}$ in a logic low state, command words may be sent to the 33975 via the serial input (SI) terminal, and switch status information can be received by the MCU via the serial output (SO) terminal. The falling edge of $\overline{\text{CS}}$ enables the SO output, latches the state of the $\overline{\text{INT}}$ terminal, and the state of the external switch inputs.

Rising edge of the $\overline{\text{CS}}$ initiates the following operation:

1. Disables the SO driver (high impedance)
1. $\overline{\text{INT}}$ terminal is reset to logic [1], except when additional switch changes occur during $\overline{\text{CS}}$ low (see [Figure 6](#), page 10).
1. Activates the received command word, allowing the 33975 to act upon new data from switch inputs.

To avoid any spurious data, it is essential the high-to-low and low-to-high transitions of the $\overline{\text{CS}}$ signal occur only when SCLK is in a logic low state. Internal to the 33975 device is an active pull-up to VDD on $\overline{\text{CS}}$.

In Sleep mode the negative edge of $\overline{\text{CS}}$ (VDD applied) will wake up the 33975 device. Data received from the device during $\overline{\text{CS}}$ wake-up may not be accurate.

SERIAL CLOCK (SCLK)

The system clock (SCLK) terminal clocks the internal shift register of the 33975. The SI data is latched into the input shift register on the falling edge of SCLK signal. The SO terminal shifts the switch status bits out on the rising edge of SCLK. The SO data is available for the MCU to read on the falling edge of SCLK. False clocking of the shift register must be avoided to ensure validity of data. It is essential the SCLK terminal be in a logic low state whenever $\overline{\text{CS}}$ makes any transition. For this reason, it is recommended, though not necessary, that the SCLK terminal is commanded to a low logic state as long as the device is not accessed and $\overline{\text{CS}}$ is in a logic high state. When the $\overline{\text{CS}}$ is in a logic high state, any

signal on the SCLK and SI terminals will be ignored and the SO terminal is tri-state.

SERIAL INPUT (SI)

The SI terminal is used for serial instruction data input. SI information is latched into the input register on the falling edge of SCLK. A logic high state present on SI will program a *one* in the command word on the rising edge of the $\overline{\text{CS}}$ signal. To program a complete word, 24 bits of information must be entered into the device.

SERIAL OUTPUT (SO)

The SO terminal is the output from the shift register. The SO terminal remains tri-stated until the $\overline{\text{CS}}$ terminal transitions to a logic low state. All *open switches* are reported as *zero*, all *closed switches* are reported as *one*. The negative transition of $\overline{\text{CS}}$ enables the SO driver.

The first positive transition of SCLK will make the status data bit 24 available on the SO terminal. Each successive positive clock will make the next status data bit available for the MCU to read on the falling edge of SCLK. The SI/SO shifting of the data follows a first-in-first-out protocol, with both input and output words transferring the most significant bit (MSB) first.

INTERRUPT OUTPUT ($\overline{\text{INT}}$)

The $\overline{\text{INT}}$ terminal is an interrupt output from the 33975 device. The $\overline{\text{INT}}$ terminal is an open-drain output with an internal pull-up to VDD. In Normal mode, a switch state change will trigger the $\overline{\text{INT}}$ terminal (when enabled). The $\overline{\text{INT}}$ terminal is latched on the falling edge of $\overline{\text{CS}}$ and cleared on the rising edge of $\overline{\text{CS}}$. The $\overline{\text{INT}}$ terminal will not clear with rising edge of $\overline{\text{CS}}$ if a switch contact change has occurred while $\overline{\text{CS}}$ was low.

In a multiple 33975 device system with $\overline{\text{WAKE}}$ high and VDD on (Sleep mode), the falling edge of $\overline{\text{INT}}$ will place all 33975s in Normal mode.

WAKE INPUT ($\overline{\text{WAKE}}$)

The $\overline{\text{WAKE}}$ terminal is an open-drain output and a wake-up input. The terminal is designed to control a power supply Enable terminal. In the Normal mode, the $\overline{\text{WAKE}}$ terminal is low. In the Sleep mode, the $\overline{\text{WAKE}}$ terminal is high. The $\overline{\text{WAKE}}$ terminal has a pull-up to the internal +5.0 V supply.

In Sleep mode with the $\overline{\text{WAKE}}$ terminal high, falling edge of $\overline{\text{WAKE}}$ will place the 33975 in Normal mode. In Sleep mode with VDD applied, the $\overline{\text{INT}}$ terminal must be high for negative edge of $\overline{\text{WAKE}}$ to wake up the device. If VDD is not applied to the device in Sleep mode, $\overline{\text{INT}}$ does not affect $\overline{\text{WAKE}}$ operation.

LOAD SUPPLY VOLTAGE (V_{PWR})

The V_{PWR} terminal is battery input and Power-ON Reset to the 33975 IC. The V_{PWR} terminal requires external reverse battery and transient protection. Maximum input voltage on V_{PWR} is 50 V. All wetting, sustain, and internal logic current is provided from the V_{PWR} terminal.

LOGIC VOLTAGE (VDD)

The VDD input terminal is used to determine logic levels on the microprocessor interface (SPI) terminals. Current from VDD is used to drive SO output and the pull-up current for $\overline{\text{CS}}$ and $\overline{\text{INT}}$ terminals. VDD must be applied for wake-up from negative edge of $\overline{\text{CS}}$ or $\overline{\text{INT}}$.

GROUND (GND)

The GND terminal provides ground for the IC as well as ground for inputs programmed as switch-to-battery inputs.

PROGRAMMABLE SWITCHES (SP0–SP7)

The 33975 device has 8 switch inputs capable of being programmed to read switch-to-ground or switch-to-battery contacts. The input is compared with a 4.0 V reference. When programmed to be switch-to-battery, voltages greater than 4.0 V are considered closed. Voltages less than 4.0 V are considered open. The opposite holds true when inputs are programmed as switch-to-ground. Programming features are defined in [Table 6](#) through [Table 11](#) in the [Functional Device Operation](#) section of this datasheet beginning on page [14](#). Voltages greater than the V_{PWR} supply voltage will source current through the SP inputs to the V_{PWR} terminal. Transient battery voltages greater than 38/40 V must be clamped by an external device.

SWITCH-TO-GROUND (SG0–SG13)

The SGn terminals are switch-to-ground inputs only. The input is compared with a 4.0 V reference. Voltages greater than 4.0 V are considered open. Voltages less than 4.0 V are considered closed. Programming features are defined in [Table 6](#) through [Table 11](#) in the [Functional Device Operation](#) section of this datasheet beginning on page [14](#). Voltages greater than the V_{PWR} supply voltage will source current through the SG inputs to the V_{PWR} terminal. Transient battery voltages greater than 38/40 V must be clamped by an external device.

MCU INTERFACE DESCRIPTION

The 33975 device directly interfaces to a 3.3 V or 5.0 V microcontroller unit (MCU). SPI serial clock frequencies up to 6.0 MHz may be used for programming and reading switch input status (production tested at 4.16 MHz). [Figure 7](#) illustrates the configuration between an MCU and one 33975.

Serial peripheral interface (SPI) data is sent to the 33975 device through the SI input terminal. As data is being clocked into the SI terminal, status information is being clocked out of the device by the SO output terminal. The response to a SPI command will always return the switch status, reset flag, and thermal flag. Input switch states are latched into the SO register on the falling edge of the chip select (\overline{CS}) terminal. Twenty-four bits are required to complete a transfer of information between the 33975 and the MCU.




Figure 7. SPI Interface with Microprocessor

Two or more 33975 devices may be used in a module system. Multiple ICs may be SPI-configured in parallel or serial. [Figures 8](#) and [9](#) show the configurations. When using the serial configuration, 48-clock cycles are required to transfer data in/out of the ICs.




Figure 8. SPI Parallel Interface with Microprocessor




Figure 9. SPI Serial Interface with Microprocessor

FUNCTIONAL DEVICE OPERATION

POWER SUPPLY

The 33975 is designed to operate from 5.5 V to 38/40 V on the VPWR terminal. Characteristics are provided from 8.0 V to 28 V for the device. Switch contact currents and the internal logic supply are generated from the VPWR terminal. The VDD supply terminal is used to set the SPI communication voltage levels, current source for the SO driver, and pull-up current on $\overline{\text{INT}}$ and $\overline{\text{CS}}$.

VDD supply may be removed from the device to reduce quiescent current. If VDD is removed while the device is in Normal mode, the device will remain in Normal mode. If VDD is removed in Sleep mode, the device will remain in Sleep mode until wake-up input is received ($\overline{\text{WAKE}}$ high to low, switch input or interrupt timer expires).

Removing VDD from the device disables SPI communication and will not allow the device to wake up from $\overline{\text{INT}}$ and $\overline{\text{CS}}$ terminals.

OPERATIONAL MODES

The 33975 has two operating modes, Normal mode and Sleep mode. A discussion on Normal mode begins below. A discussion on [Sleep Mode](#) begins on page 20.

NORMAL MODE

Normal mode may be entered by the following events:

- Application of VPWR to the IC
- Change-of-Switch State (when enabled)
- Falling Edge of $\overline{\text{WAKE}}$
- Falling Edge of $\overline{\text{INT}}$ (with VDD = 5.0 V and $\overline{\text{WAKE}}$ at Logic [1])
- Falling Edge of $\overline{\text{CS}}$ (with VDD = 5.0 V)
- Interrupt Timer Expires

Only in Normal mode with VDD applied can the registers of the 33975 be programmed through the SPI.

The registers that may be programmed in Normal mode are listed below. Further explanation of each register is provided in subsequent paragraphs.

- [Programmable Switch Register](#) (*Settings Command*)
- [Wake-Up/Interrupt Register](#) (*Wake-Up/Interrupt Command*)
- [Wetting Current Register](#) (*Metallic Command*)
- [Wetting Current Timer Register](#) (*Wetting Current Timer Enable Command*)

Table 6. Settings Command

Settings Command								Not used								Battery/Ground Select							
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	1	X	X	X	X	X	X	X	X	sp7	sp6	sp5	sp4	sp3	sp2	sp1	sp0

POWER-ON RESET (POR)

Applying VPWR to the device will cause a Power-ON Reset and place the device in Normal mode.

Default settings from Power-ON Reset via VPWR or Reset Command are as follows:

- Programmable Switch – Set to Switch-to-Battery
- All Inputs Set as Wake-Up
- Wetting Current On (16 mA pull down, 32 mA pull up)
- Wetting Current Timer On (20 ms)
- All Inputs Tri-State
- Analog Select 00000 (No Input Channel Selected)

Note The 33975 device provides indication that a reset has occurred by placing a logic [1] in bit 22 of the SO buffer. The reset bit is cleared on rising edge of $\overline{\text{CS}}$.

- [Tri-State Register](#) (*Tri-State Command*)
- [Analog Select Register](#) (*Analog Command*)
- [Calibration of Timers](#) (*Calibration Command*)
- [Reset](#) (*Reset Command*)

[Figure 6](#), page 10, is a graphical description of the device operation in Normal mode. Switch states are latched into the input register on the falling edge of $\overline{\text{CS}}$. The $\overline{\text{INT}}$ to the MCU is cleared on the rising edge of $\overline{\text{CS}}$. However, $\overline{\text{INT}}$ will not clear on rising edge of $\overline{\text{CS}}$ if a switch has closed during SPI communication ($\overline{\text{CS}}$ low). This prevents switch states from being missed by the MCU.

PROGRAMMABLE SWITCH REGISTER

Inputs SP0 to SP7 may be programmable for switch-to-battery or switch-to-ground. These inputs types are defined using the *settings command* (refer to [Table 6](#)). To set an SPn input for switch-to-battery, a logic [1] for the appropriate bit must be set. To set an SPn input for switch-to-ground, a logic [0] for the appropriate bit must be set. The MCU may change or update the Programmable Switch Register via software at any time in Normal mode. Regardless of the setting, when the SPn input switch is closed a logic [1] will be placed in the Serial Output Response Register (refer to [Table 17](#), page 19).

WAKE-UP/INTERRUPT REGISTER

The Wake-Up/Interrupt Register defines the inputs that are allowed to wake the 33975 from Sleep mode or set the INT terminal low in Normal mode. Programming the wake-up/interrupt bit to logic [0] will disable the specific input from generating an interrupt and will disable the specific input from waking the IC in Sleep mode (refer to [Table 7](#)). Programming

Table 7. Wake-Up/Interrupt Command

Wake-Up/Interrupt Command								Command Bits															
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	1	0	X	X	X	X	X	X	X	X	sp7	sp6	sp5	sp4	sp3	sp2	sp1	sp0
0	0	0	0	0	0	1	1	X	X	sg1 3	sg1 2	sg1 1	sg1 0	sg9	sg8	sg7	sg6	sg5	sg4	sg3	sg2	sg1	sg0

the wake-up/interrupt bit to logic [1] will enable the specific input to generate an interrupt with switch change of state and will enable the specific input as wake-up. The MCU may change or update the Wake-Up/Interrupt Register via software at any time in Normal mode.

WETTING CURRENT REGISTER

The 33975 has two levels of switch-to-ground contact current, 32 mA and 4.0 mA, and two levels of switch-to-battery contact current, 16 mA and 2.0 mA (see [Figure 10](#)). The *metallic command* is used to set the switch contact current level (refer to [Table 8](#)). Programming the metallic bit to logic [0] will set the switch wetting current to 2.0 mA/4.0 mA. Programming the metallic bit to logic [1] will set the switch contact wetting current to 16 mA/32 mA. The MCU may change or update the Wetting Current Register via software at any time in Normal mode.

Wetting current is designed to provide higher levels of current during switch closure. The higher level of current is designed to keep switch contacts from building up oxides that form on the switch contact surface.




Figure 10. Contact Wetting and Sustain Current for Switch-to-Ground Input

Table 8. Metallic Command

Metallic Command								Command Bits															
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	0	0	X	X	X	X	X	X	X	X	sp7	sp6	sp5	sp4	sp3	sp2	sp1	sp0
0	0	0	0	0	1	0	1	X	X	sg1 3	sg1 2	sg1 1	sg1 0	sg9	sg8	sg7	sg6	sg5	sg4	sg3	sg2	sg1	sg0

WETTING CURRENT TIMER REGISTER

Each switch input has a designated 20 ms timer. The timer starts when the specific switch input crosses the comparator threshold (4.0 V). When the 20 ms timer expires, the contact current is reduced from 16 mA to 2.0 mA for switch-to-battery inputs and 32 mA to 4.0 mA for switch-to-ground inputs. The wetting current timer may be disabled for a specific input. When the timer is disabled, wetting current will continue to flow through the closed switch contact. With multiple wetting

current timers disabled, power dissipation for the IC must be considered.

The MCU may change or update the Wetting Current Timer Register via software at any time in Normal mode. This allows the MCU to control the amount of time wetting current is applied to the switch contact. Programming the wetting current timer bit to logic [0] will disable the wetting current timer. Programming the wetting current timer bit to logic [1] will enable the wetting current timer (refer to [Table 9](#)).

Table 9. Wetting Current Timer Enable Command

Wetting Current Timer Commands								Command Bits															
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	1	X	X	X	X	X	X	X	X	sp7	sp6	sp5	sp4	sp3	sp2	sp1	sp0
0	0	0	0	1	0	0	0	X	X	sg13	sg12	sg11	sg10	sg9	sg8	sg7	sg6	sg5	sg4	sg3	sg2	sg1	sg0

TRI-STATE REGISTER

The *tri-state command* is use to set the SPn or SGn input node as high impedance (refer to [Table 10](#)). By setting the Tri-State Register bit to logic [1], the input will be high impedance regardless of the metallic command setting. The

comparator on each input remains active. This command allows the use of each input as a comparator with a 4.0 V threshold. The MCU may change or update the Tri-State Register via software at any time in Normal mode.

Table 10. Tri-State Command

Tri-State Commands								Command Bits															
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	0	1	X	X	X	X	X	X	X	X	sp7	sp6	sp5	sp4	sp3	sp2	sp1	sp0
0	0	0	0	1	0	1	0	X	X	sg13	sg12	sg11	sg10	sg9	sg8	sg7	sg6	sg5	sg4	sg3	sg2	sg1	sg0

ANALOG SELECT REGISTER

The analog voltage on switch inputs may be read by the MCU using the *analog command* (refer to [Table 11](#)). Internal to the IC is a 22-to-1 analog multiplexer. The voltage present on the selected input terminal is buffered and made available on the AMUX output terminal. The AMUX output terminal is clamped to a maximum of VDD volts regardless of the higher voltages present on the input terminal. After an input has been selected as the analog, the corresponding bit in the next SO data stream will be logic [0]. When selecting a channel to be read as analog, the user must also set the desired current (32 mA, 4.0 mA, or high impedance). Setting bit 6 and bit 5 to 0,0 selects the input as high impedance. Setting bit 6 and bit 5 to 0,1 selects 4.0 mA, and 1,0 selects 32 mA. Setting

bit 6 and bit 5 to 1,1 in the Analog Select Register is not allowed and will place the input as an analog input with high impedance.

Analog currents set by the *analog command* are pull-up currents for all SGn and SPn inputs (refer to [Table 11](#)). The *analog command* does not allow pull-down currents on the SPn inputs. Setting the current to 32 mA or 4.0 mA may be useful for reading sensor inputs. Further information is provided in the [Typical Applications](#) section of this datasheet beginning on page [22](#). The MCU may change or update the Analog Select Register via software at any time in Normal mode.

Table 11. Analog Command

Analog Command								Not used									Current Select		Analog Channel Select				
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0	X	X	X	X	X	X	X	X	X	32 mA	4.0 mA	0	0	0	0	0

Table 12. Analog Channel

Bits 43210	Analog Channel Select
00000	No Input Selected
00001	SG0
00010	SG1
00011	SG2
00100	SG3
00101	SG4
00110	SG5
00111	SG6
01000	SG7
01001	SG8
01010	SG9
01011	SG10
01100	SG11
01101	SG12
01110	SG13
01111	SP0
10000	SP1
10001	SP2
10010	SP3
10011	SP4
10100	SP5
10101	SP6
10110	SP7

CALIBRATION OF TIMERS

In cases where an accurate time base is required, the user may calibrate the internal timers using the *calibration command* (refer to [Table 13](#)). After the 33975 device receives the calibration command, the device expects 512 μ s logic [0] calibration pulse on the \overline{CS} terminal. The pulse is used to calibrate the internal clock. No other SPI terminals should transition during this 512 μ s calibration pulse.

Table 13. Calibration Command

Calibration Command								Command Bits															
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	1	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X

Because the oscillator frequency changes with temperature, calibration is required for an accurate time base. Calibrating the timers has no effect on the quiescent current measurement. The calibration command simply makes the time base more accurate. The *calibration command* may be used to update the device on a periodic basis. All reset conditions clear the calibration register and places the device in the uncalibrated state.

RESET

The reset command resets all registers to Power-ON Reset (POR) state. Refer to [Table 15](#), page 18, for POR

Table 14. Reset Command

Reset Command								Command Bits															
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	1	1	1	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X

states or the paragraph entitled [Power-ON Reset \(POR\)](#) on page 14 of this datasheet.

SPI COMMAND SUMMARY

[Table 15](#) below provides a comprehensive list of SPI commands recognized by the 33975 and the reset state of each register. [Table 16](#) and [Table 17](#) contain the Serial Output (SO) data for input voltages greater or less than the

threshold level. Open switches are always indicated with a logic [0], closed switches are indicated with logic [1].

Table 15. SPI Command Summary

	MSB Command Bits								Setting Bits													LSB		
	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Switch Status Command	0	0	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
Settings Command Bat=1, Gnd=0 (Default state = 1)	0	0	0	0	0	0	0	1	X	X	X	X	X	X	X	X	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0
Wake-Up/Interrupt Bit Wake-Up=1 Nonwake-Up=0 (Default state = 1)	0	0	0	0	0	0	1	0	X	X	X	X	X	X	X	X	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0
	0	0	0	0	0	0	1	1	X	X	SG13	SG12	SG11	SG10	SG9	SG8	SG7	SG6	SG5	SG4	SG3	SG2	SG1	SG0
Metallic Command Metallic = 1 Non-metallic = 0 (Default state = 1)	0	0	0	0	0	1	0	0	X	X	X	X	X	X	X	X	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0
	0	0	0	0	0	1	0	1	X	X	SG13	SG12	SG11	SG10	SG9	SG8	SG7	SG6	SG5	SG4	SG3	SG2	SG1	SG0

MSB									Setting Bits									LSB								
Analog Command	0	0	0	0	0	1	1	0	X	X	X	X	X	X	X	X	X	32mA 0	4.0m A 0	0	0	0	0	0		
Wetting Current Timer Enable Command	0	0	0	0	0	1	1	1	X	X	X	X	X	X	X	X	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0		
Timer ON = 1 Timer OFF = 0 (Default state = 1)	0	0	0	0	1	0	0	0	X	X	SG13	SG12	SG11	SG10	SG9	SG8	SG7	SG6	SG5	SG4	SG3	SG2	SG1	SG0		
Tri-State Command Input Tri-State=1	0	0	0	0	1	0	0	1	X	X	X	X	X	X	X	X	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0		
Input Active = 0	0	0	0	0	1	0	1	0	X	X	SG13	SG12	SG11	SG10	SG9	SG8	SG7	SG6	SG5	SG4	SG3	SG2	SG1	SG0		
Calibration Command (Default state - uncalibrated)	0	0	0	0	1	0	1	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X		
Sleep Command (See Sleep Mode on page 20)	0	0	0	0	1	1	0	0	X	X	X	X	X	X	X	X	X	X	int timer	int timer	int timer	scan timer	scan timer	scan timer		
Reset Command	0	1	1	1	1	1	1	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X		
SO Response Will Always Send	therm flg	RST flg	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	SG13	SG12	SG11	SG10	SG9	SG8	SG7	SG6	SG5	SG4	SG3	SG2	SG1	SG0		

Table 16. Serial Output (SO) Bit Data

Type of Input	Input Programmed	Voltage on Input terminal	SO SPI Bit
SP	Switch to Ground	SPn < 4.0 V	1
	Switch to Ground	SPn > 4.0 V	0
	Switch to Battery	SPn < 4.0 V	0
	Switch to Battery	SPn > 4.0 V	1
SG	N/A	SGn < 4.0 V	1
	N/A	SGn > 4.0 V	0

Table 17. Serial Output (SO) Response Register

SO Response Will Always Send	therm flg	RST flg	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	SG13	SG12	SG11	SG10	SG9	SG8	SG7	SG6	SG5	SG4	SG3	SG2	SG1	SG0
---------------------------------	--------------	------------	-----	-----	-----	-----	-----	-----	-----	-----	------	------	------	------	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----

EXAMPLE OF NORMAL MODE OPERATION

The operation of the device in Normal Mode is defined by the states of the programmable internal control registers. A typical application may have the following settings:

- Programmable Switch – Set to Switch-to-Ground
- All Inputs Set as Wake-Up
- Wetting Current On (32 mA)

- Wetting Current Timer On (20 ms)
- All inputs Tri-State-Disabled (comparator is active)
- Analog select 00000 (no input channel selected)

With the device programmed as above, an interrupt will be generated with each switch contact change of state (open-to-close or close-to-open) and 32 mA of contact wetting current will be source for 20 ms. The INT terminal will remain low until switch status is acknowledged by the microprocessor. It is

critical to understand $\overline{\text{INT}}$ will not be cleared on the rising edge of $\overline{\text{CS}}$ if a switch closure occurs while $\overline{\text{CS}}$ is low. The maximum duration a switch state change can exist without acknowledgement depends on the software response time to the interrupt. Figure 6, page 10, shows the interaction between changing input states and the INT and CS terminals.

If desired the user may disable interrupts (*wake up/interrupt command*) from the 33975 device and read the switch states on a periodic basis. Switch activation and deactivation faster than the MCU read rate will not be acknowledged.

The 33975 device will exit the Normal mode and enter the Sleep mode only with a valid sleep command.

SLEEP MODE

Sleep mode is used to reduce system quiescent currents. Sleep mode may be entered only by sending the *sleep command*. All register settings programmed in Normal mode will be maintained in Sleep mode.

The 33975 will exit Sleep mode and enter Normal mode when any of the following events occur:

- Input Switch Change of State (when enabled)

Table 18. Sleep Command

Sleep Command								Command Bits															
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	1	0	0	X	X	X	X	X	X	X	X	X	X	int timer	int timer	int timer	scan timer	scan timer	scan timer

Table 19. Interrupt Timer

Bits 543	Interrupt Period
000	32 ms
001	64 ms
010	128 ms
011	256 ms
100	512 ms
101	1.024 s
110	2.048 s
111	No interrupt wake-up

The scan timer sets the polling period between input switch reads in Sleep mode. The period is set in the *sleep command* and may be set to 000 (no period) to 111 (64 ms). In Sleep mode when the scan timer expires, inputs will behave as programmed prior to sleep command. The 33975 will wake up for approximately 125 μs and read the switch inputs. At the end of the 125 μs , the input switch states are compared with the switch state prior to sleep command.

- Interrupt Timer Expire
- Falling Edge of $\overline{\text{WAKE}}$
- Falling Edge of $\overline{\text{INT}}$ (with VDD = 5.0 V and $\overline{\text{WAKE}}$ at Logic [1])
- Falling Edge of $\overline{\text{CS}}$ (with VDD = 5.0 V)
- Power-ON Reset (POR)

The VDD supply may be removed from the device during Sleep mode. However removing VDD from the device in Sleep mode will disable a wake-up from falling edge of $\overline{\text{INT}}$ and $\overline{\text{CS}}$.

Note In cases where $\overline{\text{CS}}$ is used to wake the device, the first SO data message is not valid.

The sleep command contains settings for two programmable timers for Sleep mode, the interrupt timer and the scan timer, as shown in Table 18. The interrupt timer is used as a periodic wake-up timer. When the timer expires, an interrupt is generated and the device enters Normal mode.

Note The interrupt timer in the 33975 device may be disabled by programming the interrupt bits to logic [1 1 1].

Table 19 shows the programmable settings of the Interrupt timer.

When switch state changes are detected, an interrupt (when enabled; refer to *wake-up/interrupt command* description on page 15) is generated and the device enters Normal mode. Without switch state changes, the 33975 will reset the scan timer, inputs become tri-state, and the Sleep mode continues until the scan timer expires again.

Table 20 shows the programmable settings of the Scan timer.

Table 20. Scan Timer

Bits 210	Scan Period
000	No Scan
001	1.0 ms
010	2.0 ms
011	4.0 ms
100	8.0 ms
101	16 ms
110	32 ms
111	64 ms

Note The interrupt and scan timers are disabled in the Normal mode.

Figure 5, page 10, is a graphical description of how the 33975 device exits Sleep mode and enters Normal mode. Notice that the device will exit Sleep mode when the interrupt timer expires or when a switch change of state occurs. The falling edge of INT triggers the MCU to wake from Sleep state. Figure 11 illustrates the current consumed during Sleep mode. During the 125 μ s, the device is fully active and switch states are read. The quiescent current is calculated by integrating the normal running current over scan period plus approximately 60 μ A.




Figure 11. Sleep Current Waveform

TEMPERATURE MONITOR

With multiple switch inputs closed and the device programmed with the wetting current timers disabled, considerable power will be dissipated by the IC. For this reason temperature monitoring has been implemented. The temperature monitor is active in the Normal mode only. When the IC temperature is above the thermal limit, the temperature monitor will do all of the following:

- Generate an interrupt.
- Force all wetting current sources to revert to 2.0 mA/ 4.0 mA sustain currents
- Maintain the 2.0 mA/4.0 mA sustain currents and all other functionality.
- Set the thermal flag bit in the SPI output register.

The thermal flag bit in the SPI word will be cleared on rising edge of \overline{CS} provided the die temperature has cooled below the thermal limit. When die temperature has cooled below thermal limit, the device will resume previously programmed settings.

TYPICAL APPLICATIONS

The 33975's primary function is the detection of open or closed switch contacts. However, there are many features that allow the device to be used in a variety of applications. The following is a list of applications to consider for the IC:

- Sensor Power Supply
- Switch Monitor for Metallic or Elastomeric Switches
- Analog Sensor Inputs (Ratiometric)
- Power MOSFET/LED Driver and Monitor
- Multiple 33975 Devices in a Module System

The following paragraphs describe the applications in detail.

SENSOR POWER SUPPLY

Each input may be used to supply current to sensors external to a module. Many sensors such as Hall effect, pressure sensors, and temperature sensors require a supply voltage to power the sensor and provide an open collector or analog output. [Figure 12](#) shows how the 33975 may be used to supply power and interface to these types of sensors. In an application where the input makes continuous transitions, consider using the *wake-up/interrupt command* to disable the interrupt for the particular input.




Figure 12. Sensor Power Supply

METALLIC/ELASTOMERIC SWITCH

Metallic switch contacts often develop higher contact resistance over time owing to contact corrosion. The corrosion is induced by humidity, salt, and other elements that exist in the environment. For this reason the 33975 provides two settings for contacts. When programmed for metallic switches, the device provides higher wetting current to keep switch contacts free of oxides. The higher current occurs for the first 20 ms of switch closure. Where longer duration of wetting current is desired, the user may send the *wetting current timer command* and disable the timer. Wetting current will be continuous to the closed switch. After the time period set by the MCU, the *wetting current timer command* may be sent again to enable the timer. The user must consider power dissipation on the device when disabling the timer. (Refer to the paragraph entitled [Temperature Monitor](#), page 21.)


To increase the amount of wetting current for a switch contact, the user has two options. Higher wetting current to a switch may be achieved by paralleling SGn or SPn inputs. This will increase wetting current by 32 mA for each input added to the switch-to-ground contact and 16 mA for switch-to-battery contacts. The second option is to simply add an external resistor pull-up to the V_{PWR} supply for switch-to-ground inputs or a resistor to ground for a switch-to-battery input. Adding an external resistor has no effect on the operation of the device.

Elastomeric switch contacts are made of carbon and have a high contact resistance. Resistance of 1.0 k Ω is common. In applications with elastomeric switches, the pull-up and pull-down currents must be reduced to prevent excessive power dissipation at the contact. Programming for a lower current settings is provided in the [Functional Device Operation](#) Section beginning on page 14 under [Table 8](#), Metallic Command.

ANALOG SENSOR INPUTS (RATIOMETRIC)

The 33975 features a 22-to-1 analog multiplexer. Setting the binary code for a specific input in the *analog command* allows the microcontroller to perform analog to digital conversion on any of the 22 inputs. On rising edge of \overline{CS} the multiplexer connects a requested input to the AMUX terminal. The AMUX terminal is clamped to max of V_{DD} volts regardless of the higher voltages present on the input terminal. After an input has been selected as the analog, the corresponding bit in the next SO data stream will be logic [0].

The input terminal, when selected as analog, may be configured as analog with high impedance, analog with 4.0 mA pull-up, or analog with 32 mA pull-up. [Figure 13](#), page 23, shows how the 33975 may be used to provide a ratiometric reading of variable resistive input.



To read a potentiometer sensor, the wiper should be grounded and brought back to the module ground, as illustrated in [Figure 13](#). With the wiper changing the impedance of the sensor, the analog voltage on the input will represent the position of the sensor.

Higher accuracy may be achieved through module level calibration. In this example, we use the resistor values from [Figure 13](#) and assume the current sources are 4% from each other. The user may use the module end-of-line tester to calculate the error in the A/D conversion. By placing a 1.0 k Ω , 0.1% resistor in the end-of-line test equipment and assuming a perfect 4.0 mA current source from the 33975, a calculated A/D conversion may be obtained.

$$\text{ADC} = \frac{I_1 \times R_1}{I_2 \times R_2} \times 225$$
$$\text{ADC} = \frac{4.0 \text{ mA} \times 1.0 \text{ k}\Omega}{4.0 \text{ mA} \times 1.21 \text{ k}\Omega} \times 225$$
$$\text{ADC} = 210 \text{ counts}$$
$$\text{ADC} = \frac{3.933 \text{ mA} \times 1.0 \text{ k}\Omega}{3.979 \text{ mA} \times 1.21 \text{ k}\Omega} \times 225$$

$$\text{ADC} = 208 \text{ counts}$$

ADC = 208 counts x 1.0116
ADC = 210 counts

POWER MOSFET/LED DRIVER AND MONITOR

33975




Figure 14. MOSFET or LED Driver Output

The sequence of commands (from Normal mode with inputs tri-state) required to set up the device to drive a MOSFET are as follows:

- *wetting current timer enable command* –Disable SPn wetting current timer (refer to [Table 9](#), page 16).
- *metallic command* –Set SPn to 16/32 mA or 2.0/4.0 mA gate drive current (refer to [Table 8](#), page 15).
- *settings command* –Set SPn as switch-to-battery (refer to [Table 6](#), page 14).
- *tri-state command* –Disable tri-state for SPn (refer to [Table 10](#), page 16).

After the *tri-state command* has been sent (tri-state disable), the MOSFET gate will be pulled to ground. From this point forward the MOSFET may be turned on and off by sending the *settings command*:

- *settings command* –SPn as switch-to-ground (MOSFET ON).
- *settings command* –SPn as switch-to-battery (MOSFET OFF).

Monitoring of the MOSFET drain in the OFF state provides open load detection. This is done by using an input comparator. With the SGn input in tri-state, the load will pull up the input to battery. With the load open, the SGn terminal is pulled down to ground through an external resistor. The open load is indicated by a logic [1] in the SO data bit.

The *analog command* may be used to monitor the drain voltage in the MOSFET ON state. By sourcing 4.0 mA of current to the 750 Ω resistor, the analog voltage on the SGn terminal will be approximately:

$$V_{SGn} = I_{SGn} \times 750\Omega + V_{DS}$$

As the voltage on the drain of the MOSFET increases, so does the voltage on the SGn terminal. With the SGn terminal selected as analog, the MCU may perform the A/D conversion.

Using this method for controlling unclamped inductive loads is not recommended. Inductive fly-back voltages greater than V_{PWR} may damage the IC.

The SP0–SP7 terminals of this device may also be used to send signals from one module to another. Operation is similar to the gate control of a MOSFET.

For LED applications a resistor in series with the LED is recommended but not required. The switch-to-ground inputs are recommended for LED application. To drive the LED use the following commands:

- *wetting current timer enable command* –Disable SGn wetting current timer.
- *metallic command* –Set SGn to 32 mA.

From this point forward the LED may be turned on and off using the *tri-state command*:

- *tri-state command* –Disable tri-state for SGn (LED ON).
- *tri-state command* –Enable tri-state for SGn (LED OFF).

These parameters are easily programmed via SPI commands in Normal mode.

Multiple 33975 Devices in a Module System

Connecting power to the 33975 and the MCU for Sleep mode operation may be done in several ways. [Table 21](#) shows several system configurations for power between the MCU and the 33975 and their specific requirements for functionality.

Table 21. Sleep Mode Power Supply

MCU VDD	33975 VDD	Comments
5.0 V	5.0 V	All wake-up conditions apply. (Refer to Sleep Mode , page 20.)
5.0 V	0 V	SPI wake-up is not possible.
0 V	5.0 V	Sleep mode not possible. Current from \overline{CS} pull up will flow through MCU to VDD that has been switched off. Negative edge of \overline{CS} will put 33975 in Normal mode.
0 V	0 V	SPI wake-up is not possible.

Multiple 33975 devices may be used in a module system. SPI control may be done in parallel or serial. However when parallel mode is used, each device is addressed independently (refer to [MCU Interface Description](#), page 13). Therefore when sending the *sleep command*, one device will enter sleep before the other. For multiple devices in a system, it is recommended that the devices are controlled in serial (S0 from first device is connected to SI of second device). With two devices, 48 clock pulses are required to shift data in. When the $\overline{\text{WAKE}}$ feature is used to enable the power supply, both $\overline{\text{WAKE}}$ terminals should be connected to the enable terminal on the power supply. The INT terminals may be connected to one interrupt terminal on the MCU or may have their own dedicated interrupt to the MCU.

The transition from Normal to Sleep mode is done by sending the *sleep command*. With the devices connected in serial and the *sleep command* sent, both will enter Sleep mode on the rising edge of $\overline{\text{CS}}$. When Sleep mode is entered, the $\overline{\text{WAKE}}$ terminal will be logic [1]. If either device wakes up, the $\overline{\text{WAKE}}$ terminal will transition low, waking the other device.

A condition exists where the MCU is sending the *sleep command* ($\overline{\text{CS}}$ logic [0]) and a switch input changes state. With this event the device that detects this input will not transition to Sleep mode, while the second device will enter Sleep mode. In this case two *switch status commands* must be sent to receive accurate switch status data. The first *switch status command* will wake the device in Sleep mode. Switch status data may not be valid from the first *switch status command* because of the time required for the input voltage to rise above the 4.0 V input comparator threshold. This time is dependant on the impedance of SGn or SPn node. The second *switch status command* will provide accurate switch status information. It is recommended that software wait 10 ms to 20 ms between the two *switch status commands*, allowing time for switch input voltages to stabilize. With all switch states acknowledged by the MCU, the sleep sequence may be initiated. All parameters for Sleep

mode should be updated prior to sending the *sleep command*.

The 33975 IC has an internal 5.0 V supply from the VPWR terminal. A POR circuit monitors the internal 5.0 V supply. In the event of transients on the VPWR terminal, an internal reset may occur. Upon reset the 33975 will enter Normal mode with the internal registers as defined in [Table 15](#), page 18. Therefore it is recommended that the MCU periodically update all registers internal to the IC.

USING THE $\overline{\text{WAKE}}$ FEATURE

The 33975 provides a $\overline{\text{WAKE}}$ output and wake-up input designed to control an enable terminal on system power supply. While in the Normal mode, the $\overline{\text{WAKE}}$ output is low, enabling the power supply. In the Sleep mode, the $\overline{\text{WAKE}}$ terminal is high, disabling the power supply. The $\overline{\text{WAKE}}$ terminal has a passive pull-up to the internal 5.0 V supply but may be pulled up through a resistor to V_{PWR} supply (see [Figure 16](#), page 26).

When the $\overline{\text{WAKE}}$ output is not used the terminal should be pulled up to the VDD supply through a resistor as shown in [Figure 15](#), page 26).

During the Sleep mode, a switch closure will set the $\overline{\text{WAKE}}$ terminal low, causing the 33975 to enter the Normal mode. The power supply will then be activated, supplying power to the VDD terminal and the microprocessor and the 33975. The microprocessor can determine the source of the wake-up by reading the interrupt flag.

COST AND FLEXIBILITY

Systems requiring a significant number of switch interfaces have many discrete components. Discrete components on standard PWB consume board space and must be checked for solder joint integrity. An integrated approach reduces solder joints, consumes less board space, and offers wider operating voltage, analog interface capability, and greater interfacing flexibility.




Figure 15. Power Supply Active in Sleep Mode





Figure 16. Power Supply Shutdown in Sleep Mode

PACKAGE DIMENSIONS


The silicon device is packaged in the 32 terminal SOIC with an exposed pad. The exposed pad is thermally conductive and electrically isolated to the die. It is recommended that the exposed pad be electrically connected to ground.

Important: For the most current revision of the package, visit www.freescale.com and perform a "keyword" search on the "98A" number listed below.



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE
TITLE: 32LD SOIC W/B, 0.65 PITCH 5.7 X 4.6 EXPOSED PAD CASE OUTLINE	DOCUMENT NO: 98ARL10543D	REV: B
	CASE NUMBER: 1437-02	28 MAR 2005
	STANDARD: M0T STD	

PACKAGE DIMENSIONS (CONTINUED)



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE
TITLE: 32LD SOIC W/B, 0.65 PITCH 5.7 X 4.6 EXPOSED PAD CASE OUTLINE	DOCUMENT NO: 98ARL10543D	REV: B
	CASE NUMBER: 1437-02	28 MAR 2005
	STANDARD: M0T STD	

PACKAGE DIMENSIONS (CONTINUED)

NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
3. DATUMS B AND C TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
4. THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
5. THIS DIMENSION DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 mm PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
6. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.4 mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT LESS THAN 0.07 mm.
7. EXACT SHAPE OF EACH CORNER IS OPTIONAL.
8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 mm AND 0.3 mm FROM THE LEAD TIP.
9. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. THIS DIMENSION IS DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTER-LEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
10. THESE DIMENSIONS DEFINE THE PRIMARY SOLDERABLE SURFACE AREA.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE: 32LD SOIC W/B, 0.65 PITCH 5.7 X 4.6 EXPOSED PAD CASE OUTLINE	DOCUMENT NO: 98ARL10543D		REV: B	
	CASE NUMBER: 1437-02		28 MAR 2005	
	STANDARD: M0T STD			



NOTES



NOTES

How to Reach Us:

Home Page:
www.freescale.com

E-mail:
support@freescale.com

USA/Europe or Locations Not Listed:
Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com

Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com

Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:
Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should a Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, the Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2005. All rights reserved.