

## 2x2 LVPECL CROSSPOINT SWITCH

### FEATURES

- High Speed 2x2 LVPECL Crosspoint Switch
- LVDS Crosspoint Switch Available in SN65LVCP22
- 50 ps (Typ), of Peak-to-Peak Jitter With PRBS =  $2^{23}-1$  Pattern
- Output (Channel-to-Channel) Skew Is 10 ps (Typ), 50 ps (Max)
- Configurable as 2:1 Mux, 1:2 Demux, Repeater or 1:2 Signal Splitter
- Inputs Accept LVDS, LVPECL, and CML Signals
- Fast Switch Time of 1.7 ns (Typ)
- Fast Propagation Delay of 0.75 ns (Typ)
- 16 lead SOIC and TSSOP Packages
- Operating Temperature:  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$


### APPLICATIONS

- Gigabit Ethernet Redundant Transmission Paths
- Gigabit Interface Converters (GBICs)
- Fibre Channel Redundant Transmission Paths
- HDTV Video Routing
- Base Stations
- Protection Switching for Serial Backplanes
- Network Switches/Routers
- Optical Networking Line Cards/Switches
- Clock Distribution

### DESCRIPTION

The SN65LVCP23 is a 2x2 LVPECL crosspoint switch. The dual channels incorporate wide common-mode (0 V to 4 V) receivers, allowing for the receipt of LVDS, LVPECL, and CML signals. The dual outputs are LVPECL drivers to provide high-speed operation. The SN65LVCP23 provides a single device supporting 2:2 buffering (repeating), 1:2 splitting, 2:1 multiplexing, 2x2 switching, and LVDS/CML to LVPECL level translation on each channel. The flexible operation of the SN65LVCP23 provides a single device to support the redundant serial bus transmission needs (working and protection switching cards) of fault-tolerant switch systems found in optical networking, wireless infrastructure, and data communications systems. TI offers an additional gigabit repeater/translator in the SN65LVDS101.

The SN65LVCP23 uses a fully differential data path to ensure low-noise generation, fast switching times, low pulse width distortion, and low jitter. Output channel-to-channel skew is less than 10 ps (typ) and 50 ps (max) to ensure accurate alignment of outputs in all applications. Both SOIC and TSSOP package options are available.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## ORDERING INFORMATION

| PACKAGE DESIGNATOR | PART NUMBER(1) | SYMBOLIZATION |
|--------------------|----------------|---------------|
| SOIC               | SN65LVCP23D    | LVCP23        |
| TSSOP              | SN65LVCP23PW   | LVCP23        |

(1) Add the suffix R for taped and reeled carrier

## PACKAGE DISSIPATION RATINGS

| PACKAGE    | CIRCUIT<br>BOARD MODEL | $T_A \leq 25^\circ\text{C}$<br>POWER RATING | DERATING FACTOR(1)<br>ABOVE $T_A = 25^\circ\text{C}$ | $T_A = 85^\circ\text{C}$<br>POWER RATING |
|------------|------------------------|---|--|--|
| SOIC (D)   | High-K(2)              | 1361 mW                                     | 13.9 mW/ $^\circ\text{C}$                            | 544 mW                                   |
| TSSOP (PW) | High-K(2)              | 1074 mW                                     | 10.7 mW/ $^\circ\text{C}$                            | 430 mW                                   |

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

(2) In accordance with the High-K thermal metric definitions of EIA/JESD51-7.


## THERMAL CHARACTERISTICS

| PARAMETER     |                                      |         | TEST CONDITIONS  | VALUE | UNITS                     |
|---------------|--------------------------------------|---------|--|-------|---------------------------|
| $\theta_{JB}$ | Junction-to-board thermal resistance | D       |  | 15.7  | $^\circ\text{C}/\text{W}$ |
|               |                                      | PW      |  | 22.1  | $^\circ\text{C}/\text{W}$ |
| $\theta_{JC}$ | Junction-to-case thermal resistance  | D       |  | 26.1  | $^\circ\text{C}/\text{W}$ |
|               |                                      | PW      |  | 17.3  | $^\circ\text{C}/\text{W}$ |
| $P_D$         | Device power dissipation             | Typical | $V_{CC} = 3.3\text{--V}$ , $T_A = 25^\circ\text{C}$ , 2 Gbps | 165   | mW                        |
|               |                                      | Maximum | $V_{CC} = 3.6\text{--V}$ , $T_A = 85^\circ\text{C}$ , 2 Gbps | 234   | mW                        |


## FUNCTION TABLE

| SEL0 | SEL1 | OUT0 | OUT1 | FUNCTION     |
|------|------|------|------|--------------|
| 0    | 0    | IN0  | IN0  | 1:2 Splitter |
| 0    | 1    | IN0  | IN1  | Repeater     |
| 1    | 0    | IN1  | IN0  | Switch       |
| 1    | 1    | IN1  | IN1  | 1:2 Splitter |

## FUNCTIONAL BLOCK DIAGRAM



## EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



**ABSOLUTE MAXIMUM RATINGS**over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

|  |                                    |          | UNITS                        |
|--|------------------------------------|----------|------------------------------|
| Supply voltage <sup>(2)</sup> range, $V_{CC}$                |                                    |          | –0.5 V to 4 V                |
| CMOS/TTL input voltage (ENO, EN1, SEL0, SEL1)                |                                    |          | –0.5 V to 4 V                |
| Receiver Input voltage (IN+, IN–)                            |                                    |          | –0.7 V to 4.3 V              |
| LVPECL driver output voltage (OUT+, OUT–)                    |                                    |          | –0.5 V to 4 V                |
| Output current   | Continuous                         |          | 50 mA                        |
|  | Surge                              |          | 100 mA                       |
| Storage temperature range                                    |                                    |          | –65°C to 125°C               |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds |                                    |          | 235°C                        |
| Continuous power dissipation                                 |                                    |          | See Dissipation Rating Table |
| Electrostatic discharge                                      | Human body model <sup>(3)</sup>    | All pins | ±5 kV                        |
|  | Charged-device mode <sup>(4)</sup> | All pins | ±500 V                       |

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminals.

(3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.

(4) Tested in accordance with JEDEC Standard 22, Test Method C101.

**RECOMMENDED OPERATING CONDITIONS**

|  | MIN | NOM | MAX | UNIT |
|--|-----|-----|-----|------|
| Supply voltage, $V_{CC}$                             | 3   | 3.3 | 3.6 | V    |
| Receiver input voltage                               | 0   |     | 4   | V    |
| Junction temperature                                 |     |     | 125 | °C   |
| Operating free-air temperature, $T_A$ <sup>(1)</sup> | –40 |     | 85  | °C   |
| Magnitude of differential input voltage $ V_{ID} $   | 0.1 |     | 3   | V    |

(1) Maximum free-air temperature operation is allowed as long as the device maximum junction temperature is not exceeded.

## INPUT ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

| PARAMETER  | TEST CONDITIONS  | MIN            | TYP(1)  | MAX             | UNIT          |
|--|--|----------------|---------|-----------------|---------------|
| <b>CMOS/TTL DC SPECIFICATIONS (EN0, EN1, SEL0, SEL1)</b>     |  |                |         |                 |               |
| $V_{IH}$ High-level input voltage                            |  | 2              |         | $V_{CC}$        | V             |
| $V_{IL}$ Low-level input voltage                             |  | GND            |         | 0.8             | V             |
| $I_{IH}$ High-level input current                            | $V_{IN} = 3.6\text{ V or }2.0\text{ V}$ ,<br>$V_{CC} = 3.6\text{ V}$                   |                | $\pm 3$ | $\pm 20$        | $\mu\text{A}$ |
| $I_{IL}$ Low-level input current                             | $V_{IN} = 0.0\text{ V or }0.8\text{ V}$ ,<br>$V_{CC} = 3.6\text{ V}$                   |                | $\pm 1$ | $\pm 10$        | $\mu\text{A}$ |
| $V_{CL}$ Input clamp voltage                                 | $I_{CL} = -18\text{ mA}$   |                | -0.8    | -1.5            | V             |
| <b>LVPECL OUTPUT SPECIFICATIONS (OUT0, OUT1)</b>             |  |                |         |                 |               |
| $V_{OH}$ Output high voltage                                 | $R_L = 50\ \Omega$ to $V_{TT}$ ;<br>$V_{TT} = V_{CC} - 2.0\text{ V}$ ,<br>See Figure 2 | $V_{CC} - 1.3$ |         | $V_{CC} - 0.85$ | V             |
| $V_{OL}$ Output low voltage                                  |  | $V_{CC} - 2.2$ |         | $V_{CC} - 1.65$ |               |
| $ V_{OD} $ Differential output voltage                       |  | 600            | 800     | 1000            | mV            |
| $C_O$ Differential output capacitance                        | $V_I = 0.4 \sin(4E6\pi t) + 0.5\text{ V}$  |                | 3       |                 | pF            |
| <b>RECEIVER DC SPECIFICATIONS (IN0, IN1)</b>                 |  |                |         |                 |               |
| $V_{TH}$ Positive-going differential input voltage threshold | See Figure 1 and Table 1   |                |         | 100             | mV            |
| $V_{TL}$ Negative-going differential input voltage threshold | See Figure 1 and Table 1   | -100           |         |                 | mV            |
| $V_{ID(HYS)}$ Differential input voltage hysteresis          |  |                | 25      |                 | mV            |
| $V_{CMR}$ Common-mode voltage range                          | $V_{ID} = 100\text{ mV}$ ,<br>$V_{CC} = 3.0\text{ V to }3.6\text{ V}$                  | 0.05           |         | 3.95            | V             |
| $I_{IN}$ Input current                                       | $V_{IN} = 4\text{ V}$ , $V_{CC} = 3.6\text{ V or }0.0$                                 |                | $\pm 1$ | $\pm 10$        | $\mu\text{A}$ |
|  | $V_{IN} = 0\text{ V}$ , $V_{CC} = 3.6\text{ V or }0.0$                                 |                | $\pm 1$ | $\pm 10$        |               |
| $C_{IN}$ Differential input capacitance                      | $V_I = 0.4 \sin(4E6\pi t) + 0.5\text{ V}$  |                | 1       |                 | pF            |
| <b>SUPPLY CURRENT</b>  |  |                |         |                 |               |
| $I_{CCD}$ DC supply current                                  | No load  |                | 50      | 65              | mA            |

(1) All typical values are at 25°C and with a 3.3 V supply.

## SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

| PARAMETER  | TEST CONDITIONS   | MIN | TYP | MAX  | UNIT  |
|--|---|-----|-----|------|-------|
| t <sub>SET</sub> Input to SEL setup time                                   | Figure 5  | 1   | 0.5 |      | ns    |
| t <sub>HOLD</sub> Input to SEL hold time                                   | Figure 5  | 1.1 | 0.5 |      | ns    |
| t <sub>SWTCH</sub> SEL to switched output                                  | Figure 5  |     | 1.7 | 2.5  | ns    |
| t <sub>PHKL</sub> Disable time, high-level-to-known LOW                    | Figure 4  |     | 2   | 2.5  | ns    |
| t <sub>PKLH</sub> Enable time, known LOW-to-high-level output              | Figure 4  |     | 2   | 2.5  | ns    |
| t <sub>LHT</sub> Differential output signal rise time (20%–80%)(1)         | Figure 3  | 80  | 110 | 220  | ps    |
| t <sub>HLT</sub> Differential output signal fall time (20%–80%)(1)         | Figure 3  | 80  | 110 | 220  | ps    |
| t <sub>JIT</sub> Added peak-to-peak jitter                                 | V <sub>ID</sub> = 200 mV, 50% duty cycle, V <sub>CM</sub> = 1.2 V, 650 MHz  |     | 15  | 30   | ps    |
|  | V <sub>ID</sub> = 200 mV, PRBS = 2 <sup>23</sup> –1 data pattern and K28.5 (00111111010), V <sub>CM</sub> = 1.2 V at 1.3 Gbps |     | 50  | 100  | ps    |
| t <sub>Jrms</sub> Added random jitter (rms)                                | V <sub>ID</sub> = 200 mV, 50% duty cycle, V <sub>CM</sub> = 1.2 V, 650 MHz  |     | 0.3 | 0.5  | pSRMS |
| t <sub>PLHD</sub> Propagation delay time, low-to-high-level output(1)      | V <sub>CC</sub> = 3.3 V, T <sub>A</sub> = 25°C, See Figure 3  | 400 | 750 | 1100 | ps    |
| t <sub>PHLD</sub> Propagation delay time, high-to-low-level output(1)      | V <sub>CC</sub> = 3.3 V, T <sub>A</sub> = 25°C, See Figure 3  | 400 | 750 | 1100 | ps    |
| t <sub>skew</sub> Pulse skew ( t <sub>PLHD</sub> – t <sub>PHLD</sub>  )(2) | Figure 3  |     | 20  | 100  | ps    |
| t <sub>CCS</sub> Output channel-to-channel skew, splitter mode.            | Figure 3  |     | 10  | 50   | ps    |
| f <sub>MAX</sub> Maximum operating frequency(3)                            |   | 1   |     |      | GHz   |


(1) Input: V<sub>IC</sub> = 1.2 V, V<sub>ID</sub> = 200 mV, 50% duty cycle, 1 MHz, t<sub>r</sub>/t<sub>f</sub> = 500 ps


(2) t<sub>skew</sub> is the magnitude of the time difference between the t<sub>PLHD</sub> and t<sub>PHLD</sub> of any output of a single device.

(3) Signal generator conditions: 50% duty cycle, t<sub>r</sub> or t<sub>f</sub> ≤ 100 ps (10% to 90%), transmitter output criteria: duty cycle = 45% to 55% V<sub>OD</sub> ≥ 300 mV.


## PIN ASSIGNMENTS

**D or PW PACKAGE  
(TOP VIEW)**





### Figure 3. Timing Test Circuit and Waveforms



NOTE: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \leq 1$  ns, pulse-repetition rate (PRR) = 0.5 Mpps, pulse width =  $500 \pm 10$  ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.


Figure 4. Enable and Disable Time Circuit and Definitions

Table 1. Receiver Input Voltage Threshold Test

| APPLIED VOLTAGES |                 | RESULTING DIFFERENTIAL<br>INPUT VOLTAGE | RESULTING COMMON-<br>MODE INPUT VOLTAGE | OUTPUT |
|------------------|-----------------|---|---|--------|
| V <sub>IA</sub>  | V <sub>IB</sub> | V <sub>ID</sub>                         | V <sub>IC</sub>                         |        |
| 1.25 V           | 1.15 V          | 100 mV                                  | 1.2 V                                   | H      |
| 1.15 V           | 1.25 V          | -100 mV                                 | 1.2 V                                   | L      |
| 4.0 V            | 3.9 V           | 100 mV                                  | 3.95 V                                  | H      |
| 3.9 V            | 4.0 V           | -100 mV                                 | 3.95 V                                  | L      |
| 0.1 V            | 0.0 V           | 100 mV                                  | 0.05 V                                  | H      |
| 0.0 V            | 0.1 V           | -100 mV                                 | 0.05 V                                  | L      |
| 1.7 V            | 0.7 V           | 1000 mV                                 | 1.2 V                                   | H      |
| 0.7 V            | 1.7 V           | -1000 mV                                | 1.2 V                                   | L      |
| 4.0 V            | 3.0 V           | 1000 mV                                 | 3.5 V                                   | H      |
| 3.0 V            | 4.0 V           | -1000 mV                                | 3.5 V                                   | L      |
| 1.0 V            | 0.0 V           | 1000 mV                                 | 0.5 V                                   | H      |
| 0.0 V            | 1.0 V           | -1000 mV                                | 0.5 V                                   | L      |

H = high level, L = low level





NOTE:  $t_{SET}$  and  $t_{HOLD}$  times specify that data must be in a stable state before and after mux control switches.

**Figure 5. Input to Select for Both Rising and Falling Edge Setup and Hold Times**

## TYPICAL CHARACTERISTICS




Figure 6




Figure 7




Figure 8




Figure 9




Figure 10




Figure 11




Figure 12




Figure 13






Figure 14




**Figure 15**

## APPLICATION INFORMATION


## TYPICAL APPLICATION CIRCUITS (ECL, PECL, LVDS, ETC.)




### Figure 16. Low-Voltage Positive Emitter-Coupled Logic (LVPECL)




### Figure 17. Current-Mode Logic (CML)




### Figure 18. Single-Ended (LVPECL)




### Figure 19. Low-Voltage Differential Signaling (LVDS)




**Figure 20. 2 x 2 Crosspoint**



**Figure 21. 1:2 Splitter**



**Figure 22. Dual Repeater**



**Figure 23. 2:1 MUX**

## PACKAGING INFORMATION

| Orderable Device | Status <sup>(1)</sup> | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <sup>(2)</sup> | Lead/Ball Finish | MSL Peak Temp <sup>(3)</sup>              |
|------------------|-----------------------|--------------|-----------------|------|-------------|-------------------------|------------------|---|
| SN65LVCP23D      | ACTIVE                | SOIC         | D               | 16   | 40          | Pb-Free (RoHS)          | CU NIPDAU        | Level-2-260C-1YEAR/<br>Level-1-220C-UNLIM |
| SN65LVCP23DR     | ACTIVE                | SOIC         | D               | 16   | 2500        | Pb-Free (RoHS)          | CU NIPDAU        | Level-2-260C-1YEAR/<br>Level-1-220C-UNLIM |
| SN65LVCP23PW     | ACTIVE                | TSSOP        | PW              | 16   | 90          | None                    | CU NIPDAU        | Level-1-220C-UNLIM                        |
| SN65LVCP23PWR    | ACTIVE                | TSSOP        | PW              | 16   | 2000        | None                    | CU NIPDAU        | Level-1-220C-UNLIM                        |

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - May not be currently available - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**None:** Not yet available Lead (Pb-Free).

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## D (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
  - Falls within JEDEC MS-012 variation AC.

## PW (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153



## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| <b>Products</b>  |  | <b>Applications</b> |  |
|------------------|--|---------------------|--|
| Amplifiers       | <a href="http://amplifier.ti.com">amplifier.ti.com</a>             | Audio               | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                   |
| Data Converters  | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>     | Automotive          | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>         |
| DSP              | <a href="http://dsp.ti.com">dsp.ti.com</a>                         | Broadband           | <a href="http://www.ti.com/broadband">www.ti.com/broadband</a>           |
| Interface        | <a href="http://interface.ti.com">interface.ti.com</a>             | Digital Control     | <a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a> |
| Logic            | <a href="http://logic.ti.com">logic.ti.com</a>                     | Military            | <a href="http://www.ti.com/military">www.ti.com/military</a>             |
| Power Mgmt       | <a href="http://power.ti.com">power.ti.com</a>                     | Optical Networking  | <a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a> |
| Microcontrollers | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a> | Security            | <a href="http://www.ti.com/security">www.ti.com/security</a>             |
|                  |  | Telephony           | <a href="http://www.ti.com/telephony">www.ti.com/telephony</a>           |
|                  |  | Video & Imaging     | <a href="http://www.ti.com/video">www.ti.com/video</a>                   |
|                  |  | Wireless            | <a href="http://www.ti.com/wireless">www.ti.com/wireless</a>             |

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated