





2x2 LVPECL CROSSPOINT SWITCH

FEATURES

- High Speed 2x2 LVPECL Crosspoint Switch
- LVDS Crosspoint Switch Available in SN65LVCP22
- 50 ps (Typ), of Peak-to-Peak Jitter With PRBS = 2^{23} –1 Pattern
- Output (Channel-to-Channel) Skew Is 10 ps (Typ), 50 ps (Max)
- Configurable as 2:1 Mux, 1:2 Demux, Repeater or 1:2 Signal Splitter
- Inputs Accept LVDS, LVPECL, and CML Signals
- Fast Switch Time of 1.7 ns (Typ)
- Fast Propagation Delay of 0.75 ns (Typ)
- 16 lead SOIC and TSSOP Packages
- Operating Temperature: -40°C to 85°C

APPLICATIONS

- Gigabit Ethernet Redundant Transmission **Paths**
- **Gigabit Interface Converters (GBICs)**
- **Fibre Channel Redundant Transmission Paths**
- **HDTV Video Routing**
- **Base Stations**
- **Protection Switching for Serial Backplanes**
- **Network Switches/Routers**
- **Optical Networking Line Cards/Switches**
- **Clock Distribution**


DESCRIPTION

The SN65LVCP23 is a 2x2 LVPECL crosspoint switch. The dual channels incorporate wide common-mode (0 V to 4 V) receivers, allowing for the receipt of LVDS, LVPECL, and CML signals. The dual outputs are LVPECL provide high-speed drivers to operation. SN65LVCP23 provides a single device supporting 2:2 buffering (repeating), 1:2 splitting, 2:1 multiplexing, 2x2 switching, and LVDS/CML to LVPECL level translation on each channel. The flexible operation of the SN65LVCP23 provides a single device to support the redundant serial bus transmission needs (working and protection switching cards) of fault-tolerant switch systems found in optical networking, wireless infrastructure, and data communications systems. TI offers an additional gigibit repeater/ translator in the SN65LVDS101.

SLLS554C - NOVEMBER 2002 - REVISED SEPTEMBER 2004

The SN65LVCP23 uses a fully differential data path to ensure low-noise generation, fast switching times, low width distortion, and low litter. Output channel-to-channel skew is less than 10 ps (typ) and 50 ps (max) to ensure accurate alignment of outputs in all applications. Both SOIC and TSSOP package options are available.

OUTPUTS OPERATING SIMULTANEOUSLY



Horizontal Scale = 200 ps



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLLS554C - NOVEMBER 2002 - REVISED SEPTEMBER 2004



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

	PACKAGE DESIGNATOR	PART NUMBER(1)	SYMBOLIZATION	
	SOIC	SN65LVCP23D	LVCP23	
ſ	TSSOP	SN65LVCP23PW	LVCP23	

⁽¹⁾ Add the suffix R for taped and reeled carrier

PACKAGE DISSIPATION RATINGS

PACKAGE	CIRCUIT BOARD MODEL	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 85°C POWER RATING
SOIC (D)	High-K ⁽²⁾	1361 mW	13.9 mW/°C	544 mW
TSSOP (PW)	High-K(2)	1074 mW	10.7 mW/°C	430 mW

⁽¹⁾ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.


THERMAL CHARACTERISTICS

	PARAMETER		TEST CONDITIONS	VALUE	UNITS
	Junction-to-board thermal resistance	D		15.7	°C/W
θЈВ		PW		22.1	°C/W
	hander to be a discount of the con-	D		26.1	°C/W
θJC	Junction-to-case thermal resistance	PW		17.3	°C/W
PD	Device power dissipation	Typical	$V_{CC} = 3.3 - V$, $T_A = 25^{\circ}C$, 2 Gbps	165	mW
		Maximum	$V_{CC} = 3.6 - V, T_A = 85^{\circ}C, 2 \text{ Gbps}$	234	mW

FUNCTION TABLE

SEL0	SEL1	OUT0	OUT1	FUNCTION
0	0	IN0	IN0	1:2 Splitter
0	1	IN0	IN1	Repeater
1	0	IN1	IN0	Switch
1	1	IN1	IN1	1:2 Splitter


FUNCTIONAL BLOCK DIAGRAM





⁽²⁾ In accordance with the High-K thermal metric definitions of EIA/JESD51-7.




EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS







OUTPUTS





ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

			UNITS		
Supply voltage(2) range, V	Supply voltage ⁽²⁾ range, V _{CC}				
CMOS/TTL input voltage (ENO, EN1, SEL0, SEL1)		–0.5 V to 4 V		
Receiver Input voltage (IN	+, IN–)		−0.7 V to 4.3 V		
LVPECL driver output volta	–0.5 V to 4 V				
0.1	Continuous	50 mA			
Output current	Surge	100 mA			
Storage temperature range	Э		−65°C to 125°C		
Lead temperature 1,6 mm	(1/16 inch) from case for 10 se	conds	235°C		
Continuous power dissipation			See Dissipation Rating Table		
Electronic Co. Perkenne	Human body model(3)	All pins	±5 kV		
Electrostatic discharge	Charged-device mode ⁽⁴⁾	All pins	±500 V		

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	3	3.3	3.6	V
Receiver input voltage	0		4	V
Junction temperature			125	°C
Operating free-air temperature, T _A (1)	-40		85	°C
Magnitude of differential input voltage V _{ID}	0.1		3	V

⁽¹⁾ Maximum free-air temperature operation is allowed as long as the device maximum junction temperature is not exceeded.

⁽²⁾ All voltage values, except differential I/O bus voltages, are with respect to network ground terminals.

⁽³⁾ Tested in accordance with JEDEC Standard 22, Test Method A114-A.

⁽⁴⁾ Tested in accordance with JEDEC Standard 22, Test Method C101.



INPUT ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT				
CMOS/TT	CMOS/TTL DC SPECIFICATIONS (EN0, EN1, SEL0, SEL1)									
VIH	High-level input voltage		2		Vcc	V				
V _{IL}	Low-level input voltage		GND		0.8	V				
IIН	High-level input current	V _{IN} = 3.6 V or 2.0 V, Vcc = 3.6 V		±3	±20	μΑ				
IIL	Low-level input current	V _{IN} = 0.0 V or 0.8 V, Vcc = 3.6 V		±1	±10	μΑ				
VCL	Input clamp voltage	I _{CL} = -18 mA		-0.8	-1.5	V				
LVPECL (OUTPUT SPECIFICATIONS (OUT0, OUT1)									
Vон	Output high voltage	$R_{I} = 50 \Omega$ to V_{TT}	V _{CC} - 1.3		V _{CC} - 0.85	V				
VOL	Output low voltage	$V_{TT} = V_{CC} - 2.0 \text{ V},$	V _{CC} - 2.2		V _{CC} – 1.65	V				
V _{OD}	Differential output voltage	See Figure 2	600	800	1000	mV				
CO	Differential output capacitance	V _I = 0.4 sin(4E6πt) + 0.5 V		3		pF				
RECEIVE	R DC SPECIFICATIONS (IN0, IN1)									
VTH	Positive-going differential input voltage threshold	See Figure 1 and Table 1			100	mV				
VTL	Negative-going differential input voltage threshold	See Figure 1 and Table 1	-100			mV				
VID(HYS)	Differential input voltage hysteresis			25		mV				
VCMR	Common-mode voltage range	V _{ID} = 100 mV, V _{CC} = 3.0 V to 3.6 V	0.05		3.95	V				
		V _{IN} = 4 V, V _{CC} = 3.6 V or 0.0		±1	±10	^				
IN	Input current	$V_{IN} = 0V$, $V_{CC} = 3.6V$ or 0.0		±1	±10	μΑ				
C _{IN}	Differential input capacitance	V _I = 0.4 sin (4E6πt) + 0.5 V		1		pF				
SUPPLY (CURRENT									
ICCD	DC supply current	No load		50	65	mA				

⁽¹⁾ All typical values are at 25°C and with a 3.3 V supply.



SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tSET .	Input to SEL setup time	Figure 5	1	0.5		ns
tHOLD	Input to SEL hold time	Figure 5	1.1	0.5		ns
†SWITCH	SEL to switched output	Figure 5		1.7	2.5	ns
^t PHKL	Disable time, high-level-to-known LOW	Figure 4		2	2.5	ns
^t PKLH	Enable time, known LOW-to-high-level output	Figure 4		2	2.5	ns
tLHT	Differential output signal rise time (20%–80%)(1)	Figure 3	80	110	220	ps
tHLT	Differential output signal fall time (20%–80%)(1)	Figure 3	80	110	220	ps
		$V_{\mbox{ID}}$ = 200 mV, 50% duty cycle, $V_{\mbox{CM}}$ = 1.2 V, 650 MHz		15	30	ps
UIT	Added peak-to-peak jitter	V_{ID} = 200 mV, PRBS = 2 ²³ _1 data pattern and K28.5 (0011111010), V_{CM} = 1.2 V at 1.3 Gbps		50	100	ps
^t Jrms	Added random jitter (rms)	$V_{\mbox{ID}}$ = 200 mV, 50% duty cycle, $V_{\mbox{CM}}$ = 1.2 V, 650 MHz		0.3	0.5	psRMS
tPLHD	Propagation delay time, low-to-high-level output(1)	$V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}, \text{ See Figure 3}$	400	750	1100	ps
tPHLD	Propagation delay time, high-to-low-level output(1)	$V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}, \text{ See Figure 3}$	400	750	1100	ps
t _{skew}	Pulse skew (tpLHD - tpHLD)(2)	Figure 3		20	100	ps
tccs	Output channel-to-channel skew, splitter mode.	Figure 3		10	50	ps
f _{MAX}	Maximum operating frequency(3)		1			GHz

PIN ASSIGNMENTS

D or PW PACKAGE (TOP VIEW)

SEL1	10	16	□□ EN0
SEL0 \Box	2	15	EN1
IN0+ □□	3	14	OUT0+
INO- 🗀	4	13	OUT0-
vcc □□	5	12	□□ GND
IN1+ □□	6	11	OUT1+
IN1− □□	7	10	OUT1-
vcc □□	8	9	□□ GND

⁽¹⁾ Input: V_{IC} = 1.2 V, V_{ID} = 200 mV, 50% duty cycle, 1 MHz, t_r/t_f = 500 ps
(2) t_{skew} is the magnitude of the time difference between the tp_{LHD} and tp_{HLD} of any output of a single device.
(3) Signal generator conditions: 50% duty cycle, t_r or t_f ≤ 100 ps (10% to 90%), transmitter output criteria: duty cycle = 45% to 55% V_{OD} ≥ 300 mV.



PARAMETER MEASUREMENT INFORMATION




Figure 1. Voltage and Current Definitions






Figure 2. Typical Termination for LVPECL Output Driver



NOTE: All input pulses are supplied by a generator having the following characteristics: t_{Γ} or $t_{f} \le 0.25$ ns, pulse-repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns; C_{L} includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 3. Timing Test Circuit and Waveforms





NOTE: All input pulses are supplied by a generator having the following characteristics: t_{Γ} or $t_{\Gamma} \le 1$ ns, pulse-repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns . C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.


Figure 4. Enable and Disable Time Circuit and Definitions

Table 1. Receiver Input Voltage Threshold Test

APPLIED VOLTAGES		RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE	OUTPUT
VIA	V _{IB}	V _{ID}	V _{IC}	
1.25 V	1.15 V	100 mV	1.2 V	Н
1.15 V	1.25 V	–100 mV	1.2 V	L
4.0 V	3.9 V	100 mV	3.95 V	Н
3.9 V	4. 0 V	–100 mV	3.95 V	L
0.1 V	0.0 V	100 mV	0.05 V	Н
0.0 V	0.1 V	–100 mV	0.05 V	L
1.7 V	0.7 V	1000 mV	1.2 V	Н
0.7 V	1.7 V	–1000 mV	1.2 V	L
4.0 V	3.0 V	1000 mV	3.5 V	Н
3.0 V	4.0 V	–1000 mV	3.5 V	L
1.0 V	0.0 V	1000 mV	0.5 V	Н
0.0 V	1.0 V	–1000 mV	0.5 V	L

H = high level, L = low level






 $\label{eq:NOTE-total} \text{NOTE-} \ \ \text{t}_{\text{SET}} \ \text{and} \ t_{\text{HOLD}} \ \text{times} \ \text{specify that data must be in a stable state before and after mux control switches.}$

Figure 5. Input to Select for Both Rising and Falling Edge Setup and Hold Times



TYPICAL CHARACTERISTICS





PEAK-TO-PEAK JITTER




Figure 15



APPLICATION INFORMATION

TYPICAL APPLICATION CIRCUITS (ECL, PECL, LVDS, ETC.)




Figure 16. Low-Voltage Positive Emitter-Coupled Logic (LVPECL)




Figure 17. Current-Mode Logic (CML)




Figure 18. Single-Ended (LVPECL)




Figure 19. Low-Voltage Differential Signaling (LVDS)






Figure 20. 2 x 2 Crosspoint




Figure 21. 1:2 Spitter




Figure 22. Dual Repeater




Figure 23. 2:1 MUX



PACKAGE OPTION ADDENDUM

4-Feb-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN65LVCP23D	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
SN65LVCP23DR	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
SN65LVCP23PW	ACTIVE	TSSOP	PW	16	90	None	CU NIPDAU	Level-1-220C-UNLIM
SN65LVCP23PWR	ACTIVE	TSSOP	PW	16	2000	None	CU NIPDAU	Level-1-220C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated