•	Generates Clocks for Pentium [®] 4 Microprocessors		DL PACKAO (TOP VIEW	ЭΕ ′)
•	Uses a 14.318 MHz Crystal Input to Generate Multiple Output Frequencies	GND	1 56	V _{DD} 3.3V
•	Includes Spread Spectrum Clocking (SSC), 0.6% Downspread for Reduced EMI With Theoretical EMI Damping of 7 dB [†]	REF0/MultSel0 REF1/MultSel1 V _{DD} 3.3V	2 55 3 54 4 53	3VMREF
٠	Power Management Control Terminals	XOUT	5 52 6 51	HCLK(1)
٠	Low Output Skew and Jitter for Clock Distribution	GND PCI0	7 50 8 49	HCLK(1)
•	Operates From Single 3.3-V Supply	PCI1	9 48	HCLK(2)
٠	Consumes Less Than 30-mA Power-Down Current	V _{DD} 3.3V PCI2	10 47 11 46	GND
•	Generates the Following Clocks: – 4 HCLK (Host) (Different Pairs– 100/133 MHz)	PCI3 GND PCI4	12 45 13 44 14 43	HCLK(3) HCLK(3) V _{DD} 3.3V
	 – 1 3VMREF Pair (3.3 V, 180° Shifted 50/66 MHz) 	PCI5 V _{DD} 3.3V PCI6	15 42 16 41 17 40	HCLK(4) HCLK(4)
	 – 10 PCI (3.3 V, 33.3 MHz) – 2 REF (3.3 V, 14.318 MHz) – 4 3V66 MHz (3.3 V, 66 MHz) 	PCI7 GND	18 39 19 38	I_REF V _{DD} 3.3V
٠	 – 2 3V48 MHz (3.3 V, 48 MHz) Packaged in 56-Pin SSOP Package 	PCI8 PCI9 V _{DD} 3.3V	20 37 21 36 22 35	UGND V _{DD} 3.3V 3V66(0)
des	cription	SEL <u>100</u> /133 GND	23 34 24 33] 3V66(1)] GND
	The CDC930 is a differential clock synthesizer/ <u>driver</u> that generates HCLK/HCLK, 3VMREF/ <u>3VMREF</u> , PCI, 3V66, 3V48, REF system clock signals to support a computer system with a <u>Deptium</u> [®] 4 microprocessor and a <u>Direct</u>	3V48(0)/SelA 3V48(1)/SelB V _{DD} 3.3V PWRDWN	25 32 26 31 27 30 28 29	GND 3V66(2) 3V66(3) V _{DD} 3.3V

Pentium[®]4 microprocessor Rambus[™] memory subsystem.

All output frequencies are generated from a 14.318-MHz crystal input. A reference clock input can be provided at the XIN input instead of a crystal. Two phase-locked loops (PLLs) are used to generate the host frequencies and the 48-MHz clock frequencies. On-chip loop filters and internal feedback eliminate the need for external components. The host, PCI clock and 48-MHz clock outputs provide low-skew/low-jitter clock signals for reliable clock operation. All outputs have 3-state capability, which can be selected using control inputs SEL133, SelA and SelB.

The outputs are either differential host clock or 3.3-V single-ended CMOS buffers. When \overline{PWRDWN} is set to high, the device operates in normal mode. When \overline{PWRDWN} is set low, the device transitions to a power-down mode in which HCLK is driven at $2 \times I_{REF}$, \overline{HCLK} is not driven, and all others are set low.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[†]This is system design dependant. Intel and Pentium[®]4 are trademarks of Intel Corporation. Rambus is a trademark of Rambus Corporation.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated

description (continued)

The HOST bus operates at 100 MHz or 133 MHz. The MREF bus operates at 50 MHz or 66 MHz. Output frequency selection is accomplished with corresponding setting for SEL100/133 control input. The PCI bus frequency is fixed to 33 MHz.

Since the CDC930 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power up as well as changes to SEL inputs. With use of external reference clock, this signal must be fixed-frequency and fixed-phase prior stabilization time starts.

functional block diagram





TERM	IINAL		
NAME	NO.	1/O	DESCRIPTION
3V48(0)/SelA	25	I/O	Dual function 3.3 V, Type 3, 48-MHz clock output that latches the state of SelA during power up
3V48(1)/SelB	26	I/O	Dual function 3.3 V, Type 3, 48-MHz clock output that latches the state of SelB during power up
3V66[0-3]	30, 31, 34, 35	0	3.3 V, Type 5, 66-MHz clock outputs
3VMREF	55	0	3.3 V, Type 5, 50/66-MHz memory clock output
3VMREF	54	0	3.3 V, Type 5, 50/66-MHz memory clock output (180° out of phase with 3VMREF)
GND	1, 7, 13, 19, 24, 32, 33, 37, 40, 46, 53		Ground for core and HCLK/HCLK, 3VMREF/3VMREF, 3V48, 3V66 and PCI outputs
HCLK[1-4]	42, 45, 48, 51	0	Type X1, host clock outputs
HCLK[1-4]	41, 44, 47, 50	0	Type X1, host complementary clock outputs
I_REF	39	Special	Current reference pin for the host clock pairs. I_REF uses a fixed precision resistor tied to ground to establish the appropriate current.
PCI[0-9]	8, 9, 11, 12, 14, 15, 17, 18, 20, 21	0	3.3 V, Type 5, 33-MHz PCI clock outputs
PWRDWN	28	I	Power down for complete device with HOST at $2 \times I_{REF}$, HCLK not driven and all other outputs forced low.
REF0/MultSel0	2	I/O	Dual function 3.3 V, Type 3, 14.318-MHz reference clock output. The state of MultSel0 is latched during power up. MultSel0 configures the I_{OH} amplitude (and thus the V_{OH} swing amplitude) of the HCLK pair outputs.
REF1/MultSel1	3	I/O	Dual function 3.3 V, Type 3, 14.318-MHz reference clock output. The state of MultSel1 is latched during power up. MultSel1 configures the I_{OH} amplitude (and thus the V_{OH} swing amplitude) of the HCLK pair outputs.
SEL100/133	23	I	Active low LVTTL level logic select. SEL100/133 is used for enabling 100/133 MHz. Low=100 MHz, high=133 MHz
SPREAD	52	I	LVTTL level logic select. SPREAD pin enables/disables the spread spectrum for the HCLK/HCLK, 3VMREF/3VMREF, 3V66 and PCI outputs.
V _{DD} 3.3V	4, 10, 16, 22, 27, 29, 36, 38, 43, 49, 56	I	3.3-V power for core and the HCLK/HCLK, 3VMREF/3VMREF, 3V48, 3V66, and PCI outputs.
XIN	5	Ι	Crystal input – 14.318 MHz
XOUT	6	0	Crystal output – 14.318 MHz

Terminal Functions



Function Tables

SELECT FUNCTIONS

INPUTS				OUTPUTS						
SEL100/133	SelA	SelB	HOST, HCLK	3VMREF, 3VMREF	PCI	3V66	3V48	REF	FUNCTION	
0	0	0	100 MHz	50 MHz	33 MHz	66 MHz	48 MHz	14.318 MHz	Active 100 MHz	
0	1	1	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	All outputs 3-stated	
1	0	0	133 MHz	66 MHz	33 MHz	66 MHz	48 MHz	14.318 MHz	Active 133 MHz	
1	1	1	TCLK/2	TCLK/4	TCLK/8	TCLK/4	TCLK/2	TCLK	Test Mode	

ENABLE FUNCTION

INPUT	OUTPUTS								
SEL100/133	100/133 HCLK HCLK		3VMREF, 3VMREF PCI		3V66	3V48	REF		
0	2×IREF	Not driven	L	L	L	L	L		
1	On	On	On	On	On	On	On		

SPREAD SPECTRUM FUNCTION

INPUT		OUTPUTS
	0	Spread spectrum clocking active, -0.6% at HCLK/HCLK, 3VMREF/3VMREF, 3V66, PCI
SPREAD	1	Spread spectrum clocking nonactive

OUTPUT BUFFER SPECIFICATIONS

BUFFER NAME	V _{DD} RANGE (V)	IMPEDANCE (Ω)	BUFFER TYPE
3V48, REF	3.135 – 3.465	20–60	TYPE 3
PCI, 3V66	3.135 – 3.465	12–65	TYPE 5
3VMREF/3VMREF	3.135 – 3.465	12–55	TYPE 5
HCLK/HCLK			TYPE X1

OUTPUT BUFFER SPECIFICATIONS

INPUTS		BOARD TARGET	REFERENCE R,		V _{OH} AT Z
MultSel0	MultSel1	TRACE/TERM Z	I _{REF} = VDD/3×R _r)	OUTFUT CORRENT	IREF = 2.32 mA
0	0	60 Ω	R _r = 475 1%, I _{REF} = 2.32 mA	I _{OH} = 5×I _{REF}	0.71 V at 60 Ω
0	0	50 Ω	R _r = 475 1%, I _{REF} = 2.32 mA	IOH = 5×IREF	0.59 V at 50 Ω
0	1	60 Ω	R _r = 475 1%, I _{REF} = 2.32 mA	IOH = 6×IREF	0.85 V at 60 Ω
0	1	50 Ω	R _r = 475 1%, I _{REF} = 2.32 mA	I _{OH} = 6×I _{REF}	0.71 V at 50 Ω
1	0	60 Ω	R _r = 475 1%, I _{REF} = 2.32 mA	IOH = 4×IREF	0.56 V at 60 Ω
1	0	50Ω	R _r = 475 1%, I _{REF} = 2.32 mA	IOH = 4×IREF	0.47 V at 50 Ω
1	1	60 Ω	R _r = 475 1%, I _{REF} = 2.32 mA	IOH = 7×IREF	0.99 V at 60 Ω
1	1	50 Ω	R _r = 475 1%, I _{REF} = 2.32 mA	IOH = 7×IREF	0.82 V at 50 Ω

NOTE: The entries in **boldface** are the primary system configurations of interest. The outputs should be optimized for these configurations



absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage range, V _{DD}	
Voltage range applied to any output in the high-impedance state or power-off state,	
V _O (see Note 1)	0.5 V to V _{DD} + 0.5 V
Current into any output in the low state, I _O	$\dots \dots 2 \times rated I_{OL}$
Input clamp current, I _{IK} (V _I < 0)	
(V _I < V _{DD})	18 mA
Output clamp current , I _{OK} (V _O < 0)	
$(V_{O} < V_{DD})$	50 mA
Package thermal impedance, θ_{JA} (see Note 2)	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3)	1.3 W
Operating free-air temperature range, T _A	0°C to 85°C
Storage temperature range, T _{sto}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for the through-hole packages,

which use a trace length of zero. The absolute maximum power dissipation allowed at $T_A = 55^{\circ}C$ (in still air) is 1.3 W.

3. The maximum package power dissipation is calculated using a junction temperature of 1505C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABTAdvanced BiCMOS Technology Data Book*, literature number SCBD002.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR‡ ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
DL	1558.6 mW	12.468 mW/°C	997.5 mW	810.52 mW
1				

[‡] This is the inverse of the traditional junction-to-case thermal resistance (R_{0JA}) and uses a board-mounted device at 74°C/W.



recommended operating conditions (see Note 2)

		MIN	NOMT	MAX	UNIT	
Supply voltage, V _{DD}		3.135		3.465	V	
High-level input voltage, V _{IH}		2		V _{DD} + 0.3 V	V	
Low-level input voltage, VIL		GND – 0.3 V		0.8	V	
Input voltage, VI		0		V _{DD}	V	
	HCLK/HCLK			-20	mA	
ligh-level output current, I _{OH}	3VMREF/3VMREF			-15		
	48MHz, REFx			-16	IIIA	
	$\begin{tabular}{ c c c c c c c } \hline Min & NoMt & MAX \\ \hline 3.135 & 3.465 \\ \hline 3.135 & 3.465 \\ \hline 3.135 & 3.465 \\ \hline 2 & V_{DD} + \\ 0.3 V \\ \hline 0.3 V \\ \hline$					
	HCLK/HCLK			5	μA	
gh-level input voltage, V _{IL} put voltage, V _I igh-level output current, I _{OH} pw-level output current, I _{OL} eference frequency, f _(XIN) ‡ rystal frequency, f _(XTAL) § perating free-air temperature, T _A	3VMREF/3VMREF			10		
	48MHz, REFx			10	mA	
High-level input voltage, V _{IH} Low-level input voltage, V _{IL} Input voltage, V _I High-level output current, I _{OH} Low-level output current, I _{OL} Reference frequency, f _(XIN) [‡] Crystal frequency, f _(XTAL) § Operating free-air temperature, T _A	PCIx, 3V66x			10		
Reference frequency, f _(XIN) ‡	Test mode		14		MHz	
Crystal frequency, f(XTAL)§	Normal mode	13.8	14.318	14.8	MHz	
Operating free-air temperature, T _A		0		85	°C	

 [†] All nominal values are measured at their respective nominal V_{DD} values.
 [‡] Reference frequency is a test clock driven on the XIN input during the device test mode and normal mode. In test mode, XIN can be driven externally up to $f_{(X|N)} = 16$ MHz. If XIN is driven externally, XOUT is floating. § This is a series fundamental crystal with $f_O = 14.31818$ MHz. NOTES: 4. Unused inputs must be held high or low to prevent them from floating. 5. V_{IH} , V_{IL} : All input levels referenced to $V_{DD} = 3.30$ V.



electrical	characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise	noted)					-	-	•

	PARAMETER		TEST C	ONDITIONS	MIN	TYP†	MAX	UNIT
VIK	Input clamp voltage		V _{DD} = 3.135 V,	I _I = -18 mA			-1.2	V
RI	Input resistance	XIN-XOUT	V _{DD} = 3.465 V,	$V_{I} = V_{DD} - 0.5 V$		100		kΩ
		XOUT	V _{DD} = 3.135 V,	$V_{I} = V_{DD} - 0.5 V$			50	mA
Чн	High-level input current	MultSel0, MultSel1, SelA, SelB	V _{DD} = 3.465 V,	$V_I = V_{DD}$			10	μΑ
		SEL100/133 SPREAD, PWRDWN	V _{DD} = 3.465 V,	$V_{I} = V_{DD}$			5	μΑ
		XOUT	V _{DD} = 3.135 V,	VO = 0 V			-5	mA
1		MultSel0, MultSel1, SelA, SelB,	V _{DD} = 3.465 V,	V _I = GND			-10	μΑ
ΙL	Low-level input current	SEL100/133 SPREAD, PWRDWN	V _{DD} = 3.465 V,	V _I = GND			-5	μΑ
		I_REF	V _{DD} = 3.465 V,	R _r = 221			-5.5	mA
loz	High-impedance-state outp	out current	V _{DD} = 3.465 V	SELA, SELB = H, SEL100/133 H \rightarrow L VO = VDD or GND PWRDWN = H			±10	μΑ
IDD(Z)	High-impedance-state sup	ply current	V _{DD} = 3.465 V	$\begin{array}{l} {\sf SELA, \ SELB} = {\sf H},\\ {\sf SEL100/133} \ {\sf H} \rightarrow {\sf L}\\ {\sf PWRDWN} = {\sf H} \end{array}$			40	mA
IDD(PD)	PWRDWN state supply cu	rrent	V _{DD} = 3.465 V,	PWRDWN = L			30	mA
IDD	Dynamic supply current		V _{DD} = 3.465 V	$\label{eq:response} \hline \hline PWRDWN = H, \\ HCLK = 133 MHz, \\ SSC = ON/OFF, \\ C_L = MAX \\ R_{ref} = 475 \Omega, \\ I_{OUT} = 6 \times I_{ref} \\ \hline \hline \hline \end{matrix}$			250	mA
Cl	Input capacitance‡		V _{DD} = 3.3 V,	V _I = V _{DD} or GND	2		5	pF
C _(XTAL)	Crystal terminal capacitance	ce	V _{DD} = 3.3 V,	V _I = 0.3 V		18		pF

[†] All typical values are measured at their respective nominal V_{DD} values.

I All typical values are measured at their respective nominal vDD values. [‡] These parameters are ensured by design and lab characterization, not 100% production tested. Control SELx, PWRDWN, SPREAD threshold levels during FUNC w/c level tests. C_L = MAX = 5 pF, R_S = 33.2 Ω , R_p = 49.9 Ω at HCLK/HCLK (Type X1) C_L = MAX = 20 pF, R_L = 500 Ω at 48 MHz, REF (Type 3) C_L = MAX = 30 pF, R_L = 500 Ω at PCIx, 3V66, 3VMREF, 3VMREF (Type 5)



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

HCLK/HCLK (Type X1)

	PARAMETER	TEST CONDITIONS			MIN	TYP†	MAX	UNIT	
		$I_{ref} = 2.32 \text{ mA} \times 4$	V _{DD} = 3.135 V		-8.1			mA	
			V _{DD} = 3.465 V				-10.5		
		L c 0.00 mAx5	V _{DD} = 3.135 V		-10.1				
	High-level output current	$r_{\text{ref}} = 2.32 \text{ mA} \times 3$	V _{DD} = 3.465 V	V _{OH} at Z = 50 Ω			-13.1		
ЮН		$I_{ref} = 2.32 \text{ mA} \times 6$	V _{DD} = 3.135 V		-12.1			m 4	
			V _{DD} = 3.465 V				-15.7		
		$1 = 2.22 \text{ mA} \times 7$	V _{DD} = 3.135 V		-14.1				
		$ref = 2.32 mA \times 7$	V _{DD} = 3.465 V				-18.4	III/A	
CO	Output capacitance‡	$V_{O} = V_{DD}$ or GND				3.5		pF	

[†] All typical values are measured at their respective nominal V_{DD} values.
 [‡] These parameters are ensured by design and lab characterization, not 100% production tested.

48MHz, REFx (Type 3), C_L = 20 pF, R_L = 500 Ω

	PARAMETER	TEST CO	NDITIONS	MIN	түр†	MAX	UNIT
∨он	High-level output voltage	V_{DD} = min to max,	$I_{OH} = -1 \text{ mA}$	VDD – 0.1 V			V
		V _{DD} = 3.135 V,	I _{OH} = -14 mA	2.4	-		
Vei		V _{DD} = min to max,	I _{OL} = 1 mA			0.1	V
VOL	Low-level output voltage	V _{DD} = 3.135 V,	IOL = 9 mA			0.4	v
		V _{DD} = 3.135 V,	V _O = 1 V	-29			
ЮН	High-level output current	V _{DD} = 3.3 V,	V _O = 1.65 V		-41		mA
		V _{DD} = 3.465 V,	V _O = 3.135 V			-23	
		V _{DD} = 3.135 V,	V _O = 1.95 V	29			
lol	Low-level output current	V _{DD} = 3.3 V,	V _O = 1.65 V		53		mA
		V _{DD} = 3.465 V,	V _O = 0.4 V			27	
CO	Output capacitance [‡]	V _{DD} = 3.3 V,	$V_{O} = V_{DD}$ or GND	2		5	pF

[†] All typical values are measured at their respective nominal V_{DD} values.

⁺These parameters are ensured by design and lab characterization, not 100% production tested.

PCIx, 3V66x, MREF/MREF (Type 5), CL = 20 pF, RL = 500 Ω

	PARAMETER	TEST CO	NDITIONS	MIN	түр†	MAX	UNIT
Vон	High-level output voltage	V _{DD} = min to max,	$I_{OH} = -1 \text{ mA}$	VDD – 0.1 V			V
		V _{DD} = 3.135 V,	I _{OH} = -18 mA	2.4			
Vei	Low-lovel output voltage	V _{DD} = min to max,	I _{OL} = 1 mA			0.1	V
VOL	Low-level output voltage	V _{DD} = 3.135 V,	I _{OL} = 12 mA			0.4	v
		V _{DD} = 3.135 V,	V _O = 1 V	-33			
ЮН	High-level output current	V _{DD} = 3.3 V,	V _O = 1.65 V		-53		mA
		V _{DD} = 3.465 V,	V _O = 3.135 V			-33	
		V _{DD} = 3.135 V,	V _O = 1.95 V	30			
IOL	Low-level output current	V _{DD} = 3.3 V,	V _O = 1.65 V		70		mA
		V _{DD} = 3.465 V,	V _O = 0.4 V			38	
CO	Output capacitance [‡]	V _{DD} = 3.3 V,	$V_{O} = V_{DD}$ or GND	2		5	pF

 † All typical values are measured at their respective nominal V_DD values.

[‡]These parameters are ensured by design and lab characterization, not 100% production tested.



• • • • • •				-A											
	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT							
vover	Overshoot [‡]			HCLK/HCLK 0.7 V ampli-			VOH+200								
vunder	Undershoot [‡]			tude			V _{OL} -200	mv							
vover	Overshoot [‡]			Other clocks, CI = Worst	GND-0.7			N/							
vunder	Undershoot [‡]	-		case		V _{DD} +0.7	V								
^t PZL	Output enable time to low level			f _(HCL) = 100 or 133 MHz, SELA, SELB = H,			100	ns							
^t PZH	Output enable time to high level		HCLK/	$\begin{array}{l} SEL\overline{100}/133 \ L \to H, \\ R_{ref} = 475 \ \Omega \end{array}$			100	ns							
^t PHZ	Output disable time from high level	SEL100/133	HCLK	HCLK	f _(HCL) = 100 or 133 MHz, SELA, SELB = H,			10	ns						
^t PLZ	Output disable time from low level			SEL100/133 H \rightarrow L, R _{ref} = 475 Ω			10	ns							
^t PZL	Output enable time to low level			f _(HCL) = 100 or 133 MHz, SELA, SELB = H,			10	ns							
^t PZH	Output enable time to high level		REF, 3V48 3VMREF,	$\begin{array}{l} SEL\overline{100}/133 \ L \to H, \\ R_{\text{ref}} = 475 \ \Omega \end{array}$			10	ns							
^t PHZ	Output disable time from high level	SEL100/133	/133 3VMREF, 3V66, PCI S S R	3VMREF, 3V66, PCI	3VMREF, 3V66, PCI	f _(HCL) = 100 or 133 MHz, SELA_SELB = H			10	ns					
^t PLZ	Output disable time from low level													SEL100/133 H \rightarrow L, R _{ref} = 475 Ω	
t _{stab}	Stabilization time [†]			After power up			3	ms							

switching characteristics, V_{DD} = MIN to MAX, T_A = 0°C to 85°C

⁺ Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. In order for phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present a XIN. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics tables are not applicable. Stabilization time is defined as the time from when V_{DD} achieves its nominal operating level until the output frequency is stable and operating within specification.

[‡]These parameters are ensured by design and lab characterization, not 100% production tested.

HCLK/HCLK (Type X1) C_L = 2 pF, R_L > 500 k Ω

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
				f(HCLK) = 100 MHz	10		10.2	20
с	HCLK Clock period			f(HCLK) = 133 MHz	7.5		7.65	ns
^t jit(cc)	Cycle to cycle jitter			f(HCLK = 100 or 133 MHz			200	ps
^t dc	Duty cycle			f(HCLK) = 100 or 133 MHz crossing point	45%		55%	
^t sk(o)	HCLK bus skew	HCLKx	HCLKx	f(HCLK) = 100 or 133 MHz crossing point			150	ps
	Dulas duration width			f(HCLK = 100 MHz	4.41			
۱W	Pulse duration width			f(HCLK = 133 MHz	3.29			ns
t _r	Rise time‡			$V_{O} = 0.14 \text{ V to } 0.56 \text{ V}$	175		700	ps
tf	Fall time‡	0.7 V amplitude		V _O = 0.14 V to 0.56 V	175		700	ps
t _r , t _f	Rise and fall time matching [‡]	ampinuue		$2 \times (t_{f} - t_{f})/(t_{f} + t_{f})$			20%	
vcross	Cross point voltages‡	0.7 V amplitude		f(HCLK) = <u>100 or</u> 133 MHz HCLK and HCLK	40% VOH		55% VOH	V

[†] The average over any 1– μ s period of time is greater than the minimum specified period.

[‡] These parameters are ensured by design and lab characterization, not 100% production tested.



switching characteristics, V_{DD} = 3.135 V to 3.465 V, T_A = 0°C to 85°C (continued)

3VMREF/3VMREF (Type 5) C_L = 30 pF, R_L = 500 Ω

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ΤΥΡ ΜΑΣ	
	3VMREF/3VMREF clock			f(3VMREF/3VMREF) = 50 MHz	20	20.4	ns
с	period [†]			f(3VMREF/3VMREF) = 66 MHz	15	15.3	s ns
^t jit(cc)	Cycle to cycle jitter			f(3VMREF/3VMREF) = 66 MHz, f(HCLK) = 100 or 133 MHz, VDD = 3.3 V, Measured at 1.5 V		25) ps
^t dc	Duty cycle			f(3VMREF/3VMREF) = 66 MHz	45%	55%	
^t sk(o)	3VMREF/3VMREF output skew	3VMREF/ 3VMREF	3VMREF/ 3VMREF	f(3VMREF/3VMREF) = 66 MHz, f(HCLK) = 100 or 133 MHz, V _{DD} = 3.3 V, Measured at 1.5 V		25) ps
^t (off)	3VMREF/3VMREF clock to PCI offset	3VMREF/ 3VMREF	PCIx	f(3VMREF/3VMREF) = 66 MHz, Measured points at 1.5 V, Measured at rising edges		:	s ns
t _r	Rise time			$V_{O} = 0.4 \text{ V} \text{ to } 2.4 \text{ V}$	0.5	:	ns ns
t _f	Fall time			$V_{O} = 0.4 \text{ V}$ to 2.4 V	0.5	:	? ns

 † The average over any 1–µs period of time is greater than the minimum specified period.

3V66 (Type 5, No SSC), C_L = 30 pF, R_L = 500 Ω

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
t _C	3V66 clock period [†]			f _(3V66) = 66 MHz		15.03		ns
^t jit(cc)	Cycle to cycle jitter			f(3V66) = 66 MHz, f(HCLK) = 100 or 133 MHz, V _{DD} = 3.3 V, Measured at 1.5 V			300	ps
^t dc	Duty cycle			f(3V66) = 66 MHz	45%		55%	
^t sk(o)	3V66 output skew	3V66x	3V66x	f(3V66) = 66 MHz, f(HCLK) = 100 or 133 MHz, V _{DD} = 3.3 V, Measured at 1.5 V			250	ps
^t (off)	3V66 clock to PCI	3V66x	PCIx	$f_{(3V66)} = 66 MHz,$ Measured points at 1.5 V, Measured at rising edges	1.5		3.5	ns
tr	Rise time			$V_{O} = 0.4 \text{ V}$ to 2.4 V	0.5		2	ns
t _f	Fall time			$V_{O} = 0.4 \text{ V}$ to 2.4 V	0.5		2	ns

 † The average over any 1–µs period of time is greater than the minimum specified period.

PCI (Type 5), CL = 30 pF, RL = 500 Ω

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
t _C	PCI clock period [†]			f(PCI)= 33.3 MHz		30.06		ns
^t jit(cc)	Cycle to cycle jitter			f(HCLK) = 100 or 133 MHz			500	ps
^t dc	Duty cycle			f(PCI) = 33.3 MHz	45%		55%	
^t sk(o)	PCI output skew	PCIx	PCIx	f(PCI) = 33.3 MHz			500	ps
t _r	Rise time			$V_{O} = 0.4 V$ to 2.4 V	0.5		2	ns
t _f	Fall time			$V_0 = 0.4 V \text{ to } 2.4 V$	0.5		2	ns

The average over any 1-µs period of time is greater than the minimum specified period.



switching characteristics, V_{DD} = 3.135 V to 3.465 V, T_A = 0°C to 85°C (continued)

3V48 (Type 3), CL = 20 pF, RL = 500 Ω

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
t _C	3V48 clock period [†]			f _(3V48) = 48 MHz		15.03		ns
^t jit(cc)	Cycle to cycle jitter			f(3V48) = 48 MHz, f(HCLK) = 100 or 133 MHz, V _{DD} = 3.3 V, Measured at 1.5 V			350	ps
tdc	Duty cycle			f _(3V48) = 48 MHz	45%		55%	
^t sk(o)	3V48 output skew	3V48x	3V48x	f(3V48) = 48 MHz, f(HCLK) = 100 or 133 MHz, V _{DD} = 3.3 V, Measured at 1.5 V			250	ps
^t (off)	3V48 clock to PCI	3V48x	PCIx	$f_{(3V48)} = 48$ MHz, Measured points at 1.5 V, Measured at rising edges	1.5		3.5	ns
t _r	Rise time			$V_{O} = 0.4 \text{ V to } 2.4 \text{ V}$	1		4	ns
tf	Fall time			$V_{O} = 0.4 V$ to 2.4 V	1		4	ns

[†] The average over any 1-µs period of time is greater than the minimum specified period.

REF (Type 3), CL = 20 pF, RL = 500 Ω

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _c	REF clock period [†]	f _(REF) = 14.318 MHz		69.84		ns
^t jit(cc)	Cycle to cycle jitter	f _(HCLK) = 100 or 133 MHz			1	ps
^t dc	Duty cycle	f _(REF) = 14.318 MHz	52%		62%	
t _r	Rise time	$V_{O} = 0.4 V$ to 2.4 V	1		4	ns
t _f	Fall time	$V_{O} = 0.4 \text{ V to } 2.4 \text{ V}$	1		4	ns

[†] The average over any 1-µs period of time is greater than the minimum specified period.





- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR \leq 14.318 MHz, Z₀ = 50 Ω , t_r \leq 2.5 ns, C. $t_f \le 2.5 \text{ ns.}$
 - D. The outputs are measured one at a time with one transition per measurement.

	PARAMETER	3.3-V INTERFACE	2.5-V INTERFACE	UNIT
Vref(IH)	High-level reference voltage	2.4	2	V
Vref(IL)	Low-level reference voltage	0.4	0.4	V
V _{ref(T)}	Input threshold reference voltage	1.5	1.25	V
Vref(OFF)	Off-state reference voltage	6	4.6	







Figure 2. Waveforms for Calculation of Output Skew, Duty Cycle, and Offset





Figure 3. Waveforms for Calculation of Cycle-Cycle Jitter







MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

DL (R-PDSO-G**)



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated