February 2007

MV551/LMV552 3 MHz, Micropower RRO Amplifier

3 MHz

37 uA

93 dB

90 dB

1 V/µs

70 mV from rail

-40°C to 125°C

0.003% @ 1 kHz, 2 kΩ



LMV551/LMV552 3 MHz, Micropower RRO Amplifier

General Description

The LMV551/LMV552 are high performance, low power operational amplifiers implemented with National's advanced VIP50 process. They feature 3 MHz of bandwidth while consuming only 34 µA of current per amplifier, which is an exceptional bandwidth to power ratio in this op amp class. These amplifiers are unity gain stable and provide an excellent solution for low power applications requiring a wide bandwidth. The LMV551/LMV552 have a rail-to-rail output stage and an

input common mode range that extends below ground.

The LMV551/LMV552 have an operating supply voltage range from 2.7V to 5.5V. These amplifiers can operate over a wide temperature range (-40°C to +125°C) making them a great choice for automotive applications, sensor applications as well as portable instrumentation applications. The LMV551 is offered in the ultra tiny 5-Pin SC70 package. The LMV552 is offered in an 8-Pin MSOP package.

Features

(Typical 5V supply, unless otherwise noted)


- Guaranteed 3V and 5.0V performance
- . High unity gain bandwidth
- Supply current (per amplifier)
 - CMRR PSRR
 - Slew rate

-

- Output swing with 100 k Ω load
 - Total harmonic distortion
- -Temperature range


Applications

- Portable equipment
- Automotive
- Battery powered systems
- -Sensors and Instrumentation



Open Loop Gain and Phase vs. Frequency

Typical Application



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| ESD Tolerance (Note 2) | |
|------------------------------|--------------------|
| Human Body Model | |
| LMV551/LMV552 | 2 KV |
| Machine Model | |
| LMV551 | 100V |
| LMV552 | 250V |
| V _{IN} Differential | ±2.5V |
| Supply Voltage (V+ - V-) | 6V |
| Voltage at Input/Output pins | V+ +0.3V, V− –0.3V |

| Storage Temperature Range | –65°C to +150°C |
|------------------------------------|-----------------|
| Junction Temperature (Note 3) | +150°C |
| Soldering Information | |
| Infrared or Convection (20 sec) | 235°C |
| Wave Soldering Lead Temp. (10 sec) | 260°C |
| | |

Operating Ratings (Note 1)

| Temperature Range (Note 3) | -40°C to +125°C |
|--|-----------------|
| Supply Voltage (V+ – V−) | 2.7V to 5.5V |
| Package Thermal Resistance (θ_{JA} (Note | e 3)) |
| 5-Pin SC70 | 456°C/W |
| 8-Pin MSOP | 235°C/W |

3V Electrical Characteristics

Unless otherwise specified, all limits are guaranteed for $T_A = 25^{\circ}C$, $V^+ = 3V$, $V^- = 0V$, $V_{CM} = V^+/2 = V_0$. Boldface limits apply at the temperature extremes. (Note 4)

| Input Offset Voltage | | | (Note 5) | (Note 6) | | |
|------------------------------------|---|--|--|--|---------|--|
| | | | 1 | 3 4.5 | mV | |
| Input Offset Average Drift | | | 6.6 | | µV/°C | |
| Input Bias Current | (Note 7) | | 20 | 38 | nA | |
| Input Offset Current | | | 1 | 20 | nA | |
| Common Mode Rejection Ratio | $0V \le V_{CM} 2.0V$ | 74 72 | 92 | | dB | |
| Power Supply Rejection Ratio | $3.0 \le V^+ \le 5V, V_{CM} = 0.5V$ | 80 78 | 92 | | -10 | |
| | $2.7 \le V^+ \le 5.5V, V_{CM} = 0.5V$ | 80 78 | 92 | | dB | |
| Input Common-Mode Voltage Range | CMRR ≥ 68 dB CMRR ≥ 60 dB | 0 0 | | 2.1 2.1 | v | |
| Large Signal Voltage Gain | $0.4 \le V_{O} \le 2.6$, $R_{L} = 100 \text{ k}\Omega$ to V+/2 | 81 78 | 90 | | dB | |
| | $0.4 \le V_{O} \le 2.6$, $R_{L} = 10 \text{ k}\Omega$ to V+/2 | 71 68 | 80 | | uв | |
| V _O Output Swing High | $R_L = 100 \text{ k}\Omega \text{ to V}^+/2$ | | 40 | 48 58 | | |
| | $R_L = 10 \text{ k}\Omega \text{ to V}^+/2$ | | 85 | 100 120 | mV from | |
| Output Swing Low | $R_L = 100 \text{ k}\Omega \text{ to V}$ +/2 | | 50 | 65 77 | rail | |
| | $R_L = 10 \text{ k}\Omega \text{ to V}^+/2$ | | 95 | 110 130 | | |
| Output Short Circuit Current | Sourcing (Note 9) | | 10 | | | |
| | Sinking (Note 9) | | 25 | | - mA | |
| Supply Current per Amplifier | | | 34 | 42 52 | μA | |
| Slew Rate | A _V = +1, 10% to 90% (Note 8) | | 1 | | V/µs | |
| Phase Margin | $R_L = 10$ kΩ, $C_L = 20$ pF | | 75 | | Deg | |
| Gain Bandwidth Product | | | 3 | | MHz | |
| Input-Referred Voltage Noise | f = 100 kHz | | 70 | | nV/√Hz | |
| | Common Mode Rejection Ratio Power Supply Rejection Ratio Input Common-Mode Voltage Range Large Signal Voltage Gain Output Swing High Output Swing Low Output Short Circuit Current Supply Current per Amplifier Slew Rate Phase Margin Gain Bandwidth Product | Common Mode Rejection Ratio $0V \le V_{CM} 2.0V$ Power Supply Rejection Ratio $3.0 \le V + \le 5V, V_{CM} = 0.5V$ 2.7 \le V + \le 5.5V, V_{CM} = 0.5VInput Common-Mode Voltage RangeCMRR ≥ 68 dB CMRR ≥ 60 dBLarge Signal Voltage Gain $0.4 \le V_0 \le 2.6, R_L = 100 \ k\Omega \ to \ V + /2$ Output Swing High $R_L = 100 \ k\Omega \ to \ V + /2$ Output Swing Low $R_L = 100 \ k\Omega \ to \ V + /2$ Output Short Circuit CurrentSourcing (Note 9) Sinking (Note 9)Supply Current per AmplifierSlew RateSlew Rate $A_V = +1, 100 \ k\Omega, C_L = 20 \ pF$ Gain Bandwidth Product $R_L = 10 \ k\Omega, C_L = 20 \ pF$ | $\begin{array}{c c} \mbox{Common Mode Rejection Ratio} \\ \mbox{Common Mode Rejection Ratio} \\ \mbox{Power Supply Rejection Ratio} \\ \mbox{3.0} \leq V^{+} \leq 5V, V_{CM} = 0.5V \\ \mbox{78} \\ \mbox{3.0} \leq V^{+} \leq 5.5V, V_{CM} = 0.5V \\ \mbox{78} \\ \mbox{3.0} \leq V^{+} \leq 5.5V, V_{CM} = 0.5V \\ \mbox{78} \\ \mbox{3.0} \leq V^{+} \leq 5.5V, V_{CM} = 0.5V \\ \mbox{78} \\ \mbox{3.0} \\ \mbox{78} \\ \mbox{3.0} \leq V^{+} \leq 5.5V, V_{CM} = 0.5V \\ \mbox{3.0} \\ \$ | $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | | |

| Symbol | Parameter | Conditions | Min (Note 6) | Typ (Note 5) | Max (Note 6) | Units | |
|--------------------|---|---|---------------------------|---------------------------|---------------------|----------|--|
| i _n | Input-Referred Current Noise | f = 100 kHz | | 0.1 | | | |
| | | f = 1 kHz | | 0.15 | | pA/√Hz | |
| THD | Total Harmonic Distortion | $f = 1 \text{ kHz}, \text{ A}_{V} = 2, \text{ R}_{L} = 2 \text{ k}\Omega$ | | 0.003 | | % | |
| Unless of | ectrical Characterist therwise specified, all limits are gu erature extremes. | ics aranteed for $T_A = 25^{\circ}C$, V+ = 5V, V- = 0 | V, V _{CM} = V+/2 | 2 = V _O . Bolo | lface limits | apply at | |
| Symbol | Parameter | Conditions | Min (Note 6) | Typ (Note 5) | Max (Note 6) | Units | |
| V _{OS} | Input Offset Voltage | | | 1 | 3.0 4.5 | mV | |
| TC V _{OS} | Input Offset Average Drift | | | 6.6 | | μV/°C | |
| IB | Input Bias Current | (Note 7) | | 20 | 38 | nA | |
| I _{os} | Input Offset Current | | | 1 | 20 | nA | |
| CMRR | Common Mode Rejection Ratio | $0 \le V_{CM} \le 4.0V$ | 76 74 | 93 | | dB | |
| PSRR | Power Supply Rejection Ratio | $3V \le V^+ \le 5V$ to $V_{CM} = 0.5V$ | 78 75 | 90 | | dB | |
| | | $2.7V \le V^+ \le 5.5V$ to $V_{CM} = 0.5V$ | 78 75 | 90 | | | |
| CMVR | Input Common-Mode Voltage Range | CMRR ≥ 68 dB CMRR ≥ 60 dB | 0 0 | | 4.1 4.1 | v | |
| A _{VOL} | | $0.4 \le V_{O} \le 4.6$, $R_{L} = 100 \text{ k}\Omega$ to V+/2 | 78 75 | 90 | | dB | |
| | | $0.4 \leq V_{O} \leq 4.6$, $R_{L} = 10 \text{ k}\Omega$ to V+/2 | 75 72 | 80 | | | |
| V _o | Output Swing High | $R_L = 100 \text{ k}\Omega \text{ to V}^+/2$ | | 70 | 92 122 | | |
| | | $R_{L} = 10 \text{ k}\Omega \text{ to V}^{+}/2$ | | 125 | 155 210 | | |
| | Output Swing Low | $R_L = 100 \text{ k}\Omega \text{ to } V^+/2$ | | 60 | 70 82 | rail | |
| | | $R_L = 10 \text{ k}\Omega \text{ to V}^+/2$ | | 110 | 130 155 | | |
| I _{SC} | Output Short Circuit Current | Sourcing (Note 9) | | 10 | | mA | |
| | | Sinking (Note 9) | | 25 | | | |
| I _S | Supply Current Per Amplifier | | | 37 | 46 54 | μA | |
| SR | Slew Rate | $A_V = +1, V_O = 1 V_{PP}$ 10% to 90% (Note 8) | | 1 | | V/µs | |
| Φm | Phase Margin | $R_{L} = 10 \text{ k}\Omega, C_{L} = 20 \text{ pF}$ | | 75 | | Deg | |
| GBW | Gain Bandwidth Product | | | 3 | | MHz | |
| e _n | Input-Referred Voltage Noise | f = 100 kHz | | 70 | ļ | nV/√H: | |
| | | f = 1 kHz | | 70 | | | |
| i _n | Input-Referred Current Noise | f = 100 kHz f = 1 kHz | | 0.1 0.15 | | pA/√H | |
| THD | Total Harmonic Distortion | f = 1 kHz, A_V = 2, R_L = 2 kΩ | | 0.003 | | % | |

ſ

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics Tables

Note 2: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

Note 3: The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} . The maximum allowable power dissipation at any ambient temperature is $P_{D} = (T_{J(MAX)} - T_{A})/\theta_{JA}$. All numbers apply for packages soldered directly onto a PC board.

Note 4: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T₁ = T_A. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T₁ > T_A.

Note 5: Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.


Note 6: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlations using statistical quality control (SQC) method.


Note 7: Positive current corresponds to current flowing into the device.

Note 8: Slew rate is the average of the rising and falling slew rates.

Note 9: The part is not short circuit protected and is not recommended for operation with heavy resistive loads.

Connection Diagrams






Top View

Ordering Information

| Package | Part Number | Package Marking | Transport Media | NSC Drawing | |
|--------------|-------------|-----------------|--------------------------|-------------|--|
| 5-Pin SC70 | LMV551MG | A94 | 1k Units Tape and Reel | MAA05A | |
| 5-PIII 5070 | LMV551MGX | A94 | 3k Units Tape and Reel | IVIAAU5A | |
| 8-Pin MSOP | LMV552MM | АНЗА | 1k Units Tape and Reel | MUA08A | |
| 0-PIII MISOP | LMV552MMX | | 3.5k Units Tape and Reel | WIUA06A | |


Typical Performance Characteristics

Open Loop Gain and Phase with Capacitive Load





20152614

Open Loop Gain and Phase with Resistive Load




Open Loop Gain and Phase with Resistive Load








Open Loop Gain and Phase with Resistive Load




Slew Rate vs. Supply voltage











20152623


THD+N vs. Amplitude @ 5V





20152625

















20152634

Negative Output Swing vs. Supply Voltage






Positive Output Swing vs. Supply Voltage




20152635

Positive Output Swing vs. Supply Voltage



20152637



Applications Information

ADVANTAGES OF THE LMV551/LMV552

Low Voltage and Low Power Operation

The LMV551/LMV552 have performance guaranteed at supply voltages of 3V and 5V and are guaranteed to be operational at all supply voltages between 2.7V and 5.5V. For this supply voltage range, the LMV551 draws the extremely low supply current of less than 37 μ A.

Wide Bandwidth

The LMV551's bandwidth to power ratio of 3 MHz to 37 μ A per amplifier is one of the best bandwidth to power ratios ever achieved. This makes these devices ideal for low power signal processing applications such as portable media players and instrumentation.

Low Input Referred Noise

The LMV551/LMV552 provide a flatband input referred voltage noise density of 70 nV/ \sqrt{Hz} , which is significantly better than the noise performance expected from an ultra low power op amp. They also feature the exceptionally low 1/f noise corner frequency of 4 Hz. This noise specification makes the LMV551/LMV552 ideal for low power applications such as PDAs and portable sensors.

Ground Sensing and Rail-to-Rail Output

The LMV551/LMV552 each have a rail-to-rail output stage, which provides the maximum possible output dynamic range. This is especially important for applications requiring a large output swing. The input common mode range includes the negative supply rail which allows direct sensing at ground in a single supply operation.

Small Size

The small footprints of the LMV551/LMV552 packages save space on printed circuit boards, and enable the design of smaller and more compact electronic products. Long traces between the signal source and the op amp make the signal path susceptible to noise. By using a physically smaller package, the amplifiers can be placed closer to the signal source, reducing noise pickup and enhancing signal integrity

STABILITY OF OP AMP CIRCUITS

Stability and Capacitive Loading

As seen in the Phase Margin vs. Capacitive Load graph, the phase margin reduces significantly for C_L greater than 100 pF. This is because the op amp is designed to provide the maximum bandwidth possible for a low supply current. Stabilizing them for higher capacitive loads would have required either a drastic increase in supply current, or a large internal compensation capacitance, which would have reduced the bandwidth of the op amp. Hence, if the LMV551/LMV552 are to be used for driving higher capacitive loads, they will have to be externally compensated.




FIGURE 1. Gain vs. Frequency for an Op Amp

An op amp, ideally, has a dominant pole close to DC, which causes its gain to decay at the rate of 20 dB/decade with respect to frequency. If this rate of decay, also known as the rate of closure (ROC), remains the same until the op amp's unity gain bandwidth, the op amp is stable. If, however, a large capacitance is added to the output of the op amp, it combines with the output impedance of the op amp to create another pole in its frequency response before its unity gain frequency (*Figure 1*). This increases the ROC to 40 dB/ decade and causes instability.

In such a case a number of techniques can be used to restore stability to the circuit. The idea behind all these schemes is to modify the frequency response such that it can be restored to an ROC of 20 dB/decade, which ensures stability.

In The Loop Compensation

Figure 2 illustrates a compensation technique, known as 'in the loop' compensation, that employs an RC feedback circuit within the feedback loop to stabilize a non-inverting amplifier configuration. A small series resistance, R_S , is used to isolate the amplifier output from the load capacitance, C_L , and a small capacitance, C_F , is inserted across the feedback resistor to bypass C_L at higher frequencies.




FIGURE 2. In the Loop Compensation

The values for R_S and C_F are decided by ensuring that the zero attributed to C_F lies at the same frequency as the pole attributed to C_L . This ensures that the effect of the second pole on the transfer function is compensated for by the presence of the zero, and that the ROC is maintained at 20 dB/ decade. For the circuit shown in *Figure 2* the values of R_S and C_F are given by *Equation 1*. Values of R_S and C_F required for maintaining stability for different values of C_L , as well as the phase margins obtained, are shown in *Table 1*. R_F , R_{IN} , and R_L are to be 10 k Ω , while R_{OUT} is 340 Ω .

$$R_{S} = \frac{R_{OUT}R_{IN}}{R_{F}}$$
$$C_{F} = \left(1 + \frac{1}{A_{CL}}\right) \left(\frac{R_{F} + 2R_{IN}}{R_{F}^{2}}\right) C_{L}R_{OUT}$$

TABLE 1.

| C _L (pF) | R _S (Ω) | C _F (pF) | Phase Margin (°) |
|---------------------|--------------------|---------------------|---------------------|
| 50 | 340 | 8 | 47 |
| 100 | 340 | 15 | 42 |
| 150 | 340 | 22 | 40 |

Although this methodology provides circuit stability for any load capacitance, it does so at the price of bandwidth. The closed loop bandwidth of the circuit is now limited by $\rm R_{\rm F}$ and $\rm C_{\rm F}.$

Compensation By External Resistor

In some applications it is essential to drive a capacitive load without sacrificing bandwidth. In such a case, in the loop compensation is not viable. A simpler scheme for compensation is shown in *Figure 3*. A resistor, R_{ISO}, is placed in series between the load capacitance and the output. This introduces a zero in the circuit transfer function, which counteracts the effect of the pole formed by the load capacitance and ensures stability. The value of R_{ISO} to be used should be decided depending on the size of C_L and the level of performance desired. Values ranging from 5 Ω to 50 Ω are usually sufficient to ensure stability. A larger value of R_{ISO} will result in a system with lesser ringing and overshoot, but will also limit the output swing and the short circuit current of the circuit.




FIGURE 3. Compensation by Isolation Resistor

Typical Application

ACTIVE FILTERS

With a wide unity gain bandwidth of 3 MHz, low input referred noise density and a low power supply current, the LMV551/LMV552 are well suited for low-power filtering applications. Active filter topologies, such as the Sallen-Key low pass filter shown in *Figure 4*, are very versatile, and can be used to design a wide variety of filters (Chebyshev, Butterworth or Bessel). The Sallen-Key topology, in particular, can be used to attain a wide range of Q, by using positive feedback to reject the undesired frequency range.

In the circuit shown in *Figure 4*, the two capacitors appear as open circuits at lower frequencies and the signal is simply buffered to the output. At high frequencies the capacitors appear as short circuits and the signal is shunted to ground by one of the capacitors before it can be amplified. Near the cut-off frequency, where the impedance of the capacitances is on the same order as R_G and R_F , positive feedback through the other capacitor allows the circuit to attain the desired Q.





FIGURE 4.

(1)



THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tei: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tei: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560