



DS91D180/DS91C180 100 MHz M-LVDS Line Driver/Receiver Pair

General Description

The DS91D180 and DS91C180 are 100 MHz M-LVDS (Multipoint Low Voltage Differential Signaling) line driver/receiver pairs designed for applications that utilize multipoint networks (e.g. clock distribution in ATCA and uTCA based systems). M-LVDS is a new bus interface standard (TIA/EIA-899) optimized for multidrop networks. Controlled edge rates, tight input receiver tresholds and increased drive strength are one of the key enhencments that make M-LVDS devices an ideal choice for distributing signals via multipoint networks.


The DS91D180/DS91C180 driver input accepts LVTTL/LVC-MOS signals and converts them to differential M-LVDS signal levels. The DS91D180/DS91C180 receiver accepts low voltage differential signals (LVDS, B-LVDS, M-LVDS, LV-PECL and CML) and converts them to 3V LVCMOS signals. The DS91D180 device has a M-LVDS type 1 receiver input with

no offset. The DS91C180 device has a type 2 receiver input which enable fails afe functionality.

Features


- DC to 100+ MHz / 200+ Mbps low power, low EMI operation
- Optimal for ATCA, uTCA clock distribution networks
- Meets or exceeds TIA/EIA-899 M-LVDS Standard
- Wide Input Common Mode Voltage for Increased Noise Immunity
- DS91D180 has type 1 receiver input
- DS91C180 has type 2 receiver input for fail-safe functionality
- Industrial temperature range
- Space saving SOIC-14 package (JEDEC MS-012)

Typical Application in an ATCA Clock Distribution Network




20041930

Connection Diagram



Top View
Order Number DS91D180TMA, DS91C180TMA
See NS Package Number M14A

Logic Diagram



Ordering Information

Order Number	Receiver Input	Function	Package Type
DS91D180TMA	type 1	Data (0V threshold receiver)	SOIC/M14A
DS91C180TMA	type 2	Control (offset fail-safe receiver)	SOIC/M14A

M-LVDS Receiver Types

The EIA/TIA-899 M-LVDS standard specifies two different types of receiver input stages. A type 1 receiver has a conventional threshold that is centered at the midpoint of the input amplitude, $\rm V_{ID}/2$. A type 2 receiver has a built in offset that is 100mV greater then $\rm V_{ID}/2$. The type 2 receiver offset acts as a failsafe circuit where open or short circuits at the input will always result in the output stage being driven to a low logic state.




FIGURE 1. M-LVDS Receiver Input Thresholds

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V_{CC} -0.3V to +4V-0.3V to $(V_{CC} + 0.3V)$ Control Input Voltages **Driver Input Voltage** -0.3V to $(V_{CC} + 0.3V)$ -1.8V to +4.1V **Driver Output Voltages** Receiver Input Voltages -1.8V to +4.1V Receiver Output Voltage -0.3V to $(V_{CC} + 0.3V)$ Maximum Package Power Dissipation at +25°C SOIC Package 1.1 W Derate SOIC Package 8.8 mW/°C above +25°C Thermal Resistance θ_{JA} 113.7 °C/W θ_{JC} 36.9 °C/W Maximum Junction Temperature 150°C Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 4 seconds) 260°C

ESD Ratings:	
(HBM 1.5kΩ, 100pF)	≥ 5 kV
(EIAJ 0Ω, 200pF)	≥ 250 V
(CDM 0Ω, 0pF)	≥ 1000 V

Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage, V _{CC}	3.0	3.3	3.6	V
Voltage at Any Bus Terminal	-1.4		+3.8	V
(Separate or Common-Mode)				
Differential Input Voltage $V_{\rm ID}$			2.4	٧
High Level Input Voltage V _{IH}	2.0		V_{CC}	V
Low Level Input Voltage V _{IL}	0		8.0	V
Operating Free Air				
Temperature T _A	-40	+25	+85	°C

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 2, 3, 4, 8)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
M-LVDS D	river			,		,	
IV _{YZ} I	Differential output voltage magnitude	$R_L = 50\Omega$, $C_L = 5pF$		480		650	mV
ΔV_{YZ}	Change in differential output voltage magnitude between logic states	Figure 2 and Figure 4		-50	0	+50	mV
V _{OS(SS)}	Steady-state common-mode output voltage	$R_L = 50\Omega$, $C_L = 5pF$		0.3	1.8	2.1	V
$ \Delta V_{OS(SS)} $	Change in steady-state common-mode output voltage between logic states	Figure 2 and Figure 3		0		+50	mV
V _{OS(PP)}	Peak-to-peak common-mode output voltage	(V _{OS(pp)} @ 500KHz clock)			143		mV
V _{Y(OC)}	Maximum steady-state open-circuit output voltage	Figure 5		0		2.4	٧
V _{Z(OC)}	Maximum steady-state open-circuit output voltage			0		2.4	V
V _{P(H)}	Voltage overshoot, low-to-high level output	$R_L = 50\Omega$, $C_L = 5pF$,				1.2V _{SS}	V
V _{P(L)}	Voltage overshoot, high-to-low level output	$C_D = 0.5 pF$ Figure 7 and Figure 8 (Note 9)		-0.2V _S			V
I _{IH}	High-level input current (LVTTL inputs)	V _{IH} = 2.0V		-15		15	μA
I _{IL}	Low-level input current (LVTTL inputs)	$V_{IL} = 0.8V$		-15		15	μA
V _{IKL}	Input Clamp Voltage (LVTTL inputs)	I _{IN} = -18 mA		-1.5			V
I _{os}	Differential short-circuit output current	Figure 6		-43		43	mA
M-LVDS R	eceiver			,		,	
V _{IT+}	Positive-going differential input voltage threshold	See Function Tables	Type 1		20	50	mV
			Type 2		94	150	mV
V_{IT-}	Negative-going differential input voltage threshold	See Function Tables	Type 1	-50	20		mV
			Type 2	50	94		mV
V _{OH}	High-level output voltage	$I_{OH} = -8mA$		2.4	2.7		V
V _{OL}	Low-level output voltage	I _{OL} = 8mA			0.28	0.4	V
l _{oz}	TRI-STATE output current	V _O = 0V or 3.6V		-10		10	μΑ
I _{OSR}	Short circuit Rrceiver output current (LVTTL Output)	$V_O = 0V$		-90	-48		mA

Symbol	Parameter	Conditions	Min	Тур	Max	Units
M-LVDS B	us (Input and Output) Pins					
I_A, I_Y	Receiver input or driver high-impedance output current	$V_{A,Y} = 3.8V, V_{B,Z} = 1.2V,$ DE = GND			32	μА
		$V_{A,Y} = 0V \text{ or } 2.4V, V_{B,Z} = 1.2V, DE$ = GND	-20		+20	μA
		$V_{A,Y} = -1.4V, V_{B,Z} = 1.2V,$ DE = GND	-32			μА
I _B , I _Z	Receiver input or driver high-impedance output current	$V_{B,Z} = 3.8V, V_{A,Y} = 1.2V,$ DE = GND			32	μА
		$V_{B,Z} = 0V \text{ or } 2.4V, V_{A,Y} = 1.2V, DE$ = GND	-20		+20	μΑ
		$V_{B,Z} = -1.4V, V_{A,Y} = 1.2V,$ DE = GND	-32			μА
I_{AB}, I_{YZ}	Receiver input or driver high-impedance output differential current ($I_A - I_B$ or $I_Y - I_Z$)	$V_{A,Y} = V_{B,Z}, -1.4V \le V \le 3.8V, DE = GND$	-4		+4	μА
I _{A(OFF)} , I _{Y(OFF)}	Receiver input or driver high-impedance output power-off current	$V_{A,Y} = 3.8V, V_{B,Z} = 1.2V,$ DE = $V_{CC} = 1.5V$			32	μА
		$V_{A,Y} = 0V \text{ or } 2.4V, V_{B,Z} = 1.2V,$ DE = $V_{CC} = 1.5V$	-20		+20	μА
		$V_{A,Y} = -1.4V, V_{B,Z} = 1.2V,$ DE = $V_{CC} = 1.5V$	-32			μА
$I_{B(OFF)}$, $I_{Z(OFF)}$	Receiver input or driver high-impedance output power-off current	$V_{B,Z} = 3.8V, V_{A,Y} = 1.2V,$ DE = $V_{CC} = 1.5V$			32	μА
		$V_{B,Z} = 0V \text{ or } 2.4V, V_{A,Y} = 1.2V,$ DE = $V_{CC} = 1.5V$	-20		+20	μА
		$V_{B,Z} = -1.4V, V_{A,Y} = 1.2V,$ DE = $V_{CC} = 1.5V$	-32			μΑ
I _{AB(OFF)} , I _{YZ(OFF)}	Receiver input or driver high-impedance output power-off differential current $(I_{A(OFF)}-I_{B(OFF)} \text{ or } I_{Y(OFF)}-I_{Z(OFF)})$	$V_{A,Y} = V_{B,Z}$, -1.4V $\leq V \leq 3.8V$, $V_{CC} = 1.5V$, DE = 1.5V	-4		+4	μA
C _A , C _B	Receiver input capacitance	V _{CC} = OPEN		5.1		pF
C _Y , C _Z	Driver output capacitance			8.5		pF
C _{AB}	Receiver input differential capacitance			2.5		pF
C _{YZ}	Driver output differential capacitance			5.5		pF
C _{A/B} , C _{Y/Z}	Receiver input or driver output capacitance balance $(C_A/C_B \text{ or } C_Y/C_Z)$			1.0		
SUPPLY (CURRENT (V _{CC})			•	•	•
I _{CCD}	Driver Supply Current	$R_L = 50\Omega$, $DE = V_{CC}$, $\overline{RE} = V_{CC}$		17	29.5	mA
I _{CCZ}	TRI-STATE Supply Current	$DE = GND, \overline{RE} = V_{CC}$		7	9.0	mA
I _{CCR}	Receiver Supply Current	DE = GND, RE = GND		14	18.5	mA
I _{CCB}	Supply Current, Driver and Receiver Enabled	DE = V _{CC} , RE = GND		20	29.5	mA

Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 3, 8)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DRIVER AC	SPECIFICATION					
t _{PLH}	Differential Propagation Delay Low to High	$R_L = 50\Omega, C_L = 5 pF,$	1.0	3.4	5.5	ns
t _{PHL}	Differential Propagation Delay High to Low	Differential Propagation Delay High to Low $C_D = 0.5 \text{ pF}$				ns
t _{SKD1} (t _{sk(p)})	Pulse Skew It _{PLHD} – t _{PHLD} I (Notes 5, 9)	Figure 7 and Figure 8		300	420	ps
t _{SKD3}	Part-to-Part Skew (Notes 6, 9)				1.9	ns
t _{TLH} (t _r)	Rise Time (Note 9)		1.0	1.8	3.0	ns
t _{THL} (t _f)	Fall Time (Note 9)		1.0	1.8	3.0	ns
t _{PZH}	Enable Time (Z to Active High)	$R_{L} = 50\Omega, C_{L} = 5 pF,$			8	ns
t _{PZL}	Enable Time (Z to Active Low)	C _D = 0.5 pF			8	ns
t _{PLZ}	Disable Time (Active Low to Z)	Figure 9 and Figure 10			8	ns
t _{PHZ}	Disable Time (Active High to Z)				8	ns
t _{JIT}	Random Jitter, RJ (Note 9)	100MHz clock pattern (Note 7)		2.5	5.5	psrms
f _{MAX}	Maximum Data Rate		200			Mbps
	C SPECIFICATION					
t _{PLH}	Propagation Delay Low to High	C _L = 15 pF	2.0	4.7	7.5	ns
t _{PHL}	Propagation Delay High to Low	Figures 11, 12 and Figure 13	2.0	5.3	7.5	ns
$t_{SKD1} (t_{sk(p)})$	Pulse Skew It _{PLHD} - t _{PHLD} I (Notes 5, 9)			0.6	1.9	ns
t _{SKD3}	Part-to-Part Skew (Notes 6, 9)				1.5	ns
$t_{TLH}(t_r)$	Rise Time (Note 9)		0.5	1.2	3.0	ns
t_{THL} (t_f)	Fall Time (Note 9)		0.5	1.2	3.0	ns
t _{PZH}	Enable Time (Z to Active High)	$R_L = 500\Omega$, $C_L = 15 pF$			10	ns
t _{PZL}	Enable Time (Z to Active Low)	Figure 14 and Figure 15			10	ns
t _{PLZ}	Disable Time (Active Low to Z)	7			10	ns
t _{PHZ}	Disable Time (Active High to Z)	7			10	ns
f _{MAX}	Maximum Data Rate		200			Mbps

Note 1: "Absolute Maximum Ratings" are those beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.

Note 3: All typicals are given for $V_{CC} = 3.3V$ and $T_A = 25^{\circ}C$.

Note 4: The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this datasheet.

Note 5: t_{SKD1}, |t_{PLHD} - t_{PHLD}|, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.

Note 6: t_{SKD3}, Part-to-Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same V_{CC} and within 5°C of each other within the operating temperature range.

Note 7: Stimulus and fixture jitter has been subtracted.

Note 8: C_L includes fixture capacitance and C_D includes probe capacitance.

Note 9: Not production tested. Guaranteed by a statistical analysis on a sample basis at the time of characterization.

Test Circuits and Waveforms




FIGURE 2. Differential Driver Test Circuit




FIGURE 3. Differential Driver Waveforms




FIGURE 4. Differential Driver Full Load Test Circuit




FIGURE 5. Differential Driver DC Open Test Circuit




FIGURE 6. Differential Driver Short-Circuit Test Circuit




FIGURE 7. Driver Propagation Delay and Transition Time Test Circuit




FIGURE 8. Driver Propagation Delays and Transition Time Waveforms




FIGURE 9. Driver TRI-STATE Delay Test Circuit




FIGURE 10. Driver TRI-STATE Delay Waveforms




FIGURE 11. Receiver Propagation Delay and Transition Time Test Circuit




FIGURE 12. Type 1 Receiver Propagation Delay and Transition Time Waveforms




FIGURE 13. Type 2 Receiver Propagation Delay and Transition Time Waveforms




FIGURE 14. Receiver TRI-STATE Delay Test Circuit

9




FIGURE 15. Receiver TRI-STATE Delay Waveforms

Function Tables

DS91D180/DS91C180 Transmitting

Inputs		Out	puts
DE	D	Z	Υ
2.0V	2.0V	L	Н
2.0V	0.8V	Н	L
0.8V	Х	Z	Z

X — Don't care condition

Z — High impedance state

DS91D180 Receiving

Inputs		Output
RE	A – B	R
0.8V	≥ +0.05V	Н
0.8V	≤ -0.05V	L
0.8V	0V	Х
2.0V	Х	Z

X — Don't care condition

Z — High impedance state

DS91C180 Receiving

li	nputs	Output
RE	A – B	R
V8.0	≥ +0.15V	Н
V8.0	≤ +0.05V	L
V8.0	0V	L
2.0V	Х	Z

X — Don't care condition

Z — High impedance state

DS91D180 Receiver Input Threshold Test Voltages

Applied	Voltages	Resulting Differential Input Voltage	Resulting Common-Mode Input Voltage	Receiver Output
V _{IA}	V _{IB}	V _{ID}	V _{IC}	R
2.400V	0.000V	2.400V	1.200V	Н
0.000V	2.400V	-2.400V	1.200V	L
3.800V	3.750V	0.050V	3.775V	Н
3.750V	3.800V	-0.050V	3.775V	L
-1.400V	-1.350V	-0.050V	−1.375V	Н
-1.350V	-1.400V	0.050V	-1.375V	L

H — High Level L — Low Level

Output state assumes that the receiver is enabled $(\overline{RE} = L)$

DS91C180 Receiver Input Threshold Test Voltages

Applied	Voltages	Resulting Differential Input Voltage	Resulting Common-Mode Input Voltage	Receiver Output
V _{IA}	V _{IB}	V _{ID}	V _{IC}	R
2.400V	0.000V	2.400V	1.200V	Н
0.000V	2.400V	-2.400V	1.200V	L
3.800V	3.650V	0.150V	3.725V	Н
3.800V	3.750V	0.050V	3.775V	L
-1.250V	-1.400V	0.150V	-1.325V	Н
-1.350V	-1.400V	0.050V	-1.375V	L


H — High Level


L — Low Level Output state assumes that the receiver is enabled $(\overline{RE}$ = L)

Pin Descriptions

Pin No.	Name	Description
1, 8	NC	No connect.
2	R	Receiver output pin
3	RE	Receiver enable pin: When \overline{RE} is high, the receiver is disabled. When \overline{RE} is low or open, the receiver is enabled.
4	DE	Driver enable pin: When DE is low, the driver is disabled. When DE is high, the driver is enabled.
5	D	Driver input pin
6, 7	GND	Ground pin
9	Υ	Non-inverting driver output pin
10	Z	Inverting driver output pin
11	В	Inverting receiver input pin
12	Α	Non-inverting receiver input pin
13, 14	V _{cc}	Power supply pin, +3.3V ± 0.3V

Physical Dimensions inches (millimeters) unless otherwise noted





Order Number DS91D180TMA, DS91C180TMA See NS package Number M14A

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench
Audio	www.national.com/audio	Analog University	www.national.com/AU
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns
Power Management	www.national.com/power	Feedback	www.national.com/feedback
Switching Regulators	www.national.com/switchers		
LDOs	www.national.com/ldo		
LED Lighting	www.national.com/led		
PowerWise	www.national.com/powerwise		
Serial Digital Interface (SDI)	www.national.com/sdi		
Temperature Sensors	www.national.com/tempsensors		
Wireless (PLL/VCO)	www.national.com/wireless		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560