# 8-bit Proprietary Microcontrollers

**CMOS** 

# F<sup>2</sup>MC-8FX MB95110B Series

## MB95116B/F118BS/F118BW/FV100D-101

#### **■ DESCRIPTION**

The MB95110B series is general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions.

Note: F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

#### **■ FEATURES**

- F2MC-8FX CPU core
  - Instruction set that is optimum to the controllers
  - · Multiplication and division instructions
  - 16-bit arithmetic operation
  - · Bit test branch instruction
  - Bit manipulation instructions etc.
- Clock
  - Main clock
  - Main PLL clock
  - Sub clock (for dual clock product)
  - Sub PLL clock (for dual clock product)

(Continued)



"Check Sheet" is seen at the following support page

URL: http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.



### (Continued)

- Timer
  - 8/16-bit compound timer × 2 channels
  - 8/16-bit PPG × 2 channels
  - 16-bit PPG
  - Time-base timer
  - · Watch prescaler (for dual clock product)
- LIN-UART
  - Full duplex double buffer
  - · Clock asynchronous (UART) or Clock synchronous (SIO) serial data transfer capable
- UART/SIO
  - Full duplex double buffer
  - Clock asynchronous (UART) or Clock synchronous (SIO) serial data transfer capable
- I2C\*

Built-in wake-up function

- External interrupt
  - Interrupt by edge detection (rising, falling, or both edges can be selected)
  - Can be used to recover from low-power consumption (standby) modes.
- 8/10-bit A/D converter
  - 8-bit or 10-bit resolution can be selected
- Low-power consumption (standby) mode
  - Stop mode
  - Sleep mode
  - Watch mode (for dual clock product)
  - Time-base timer mode
- I/O port:
  - The number of maximum ports
    - Single clock product : 39 ports
    - Dual clock product : 37 ports
  - · Port configuration
    - General-purpose I/O ports (N-ch open drain) : 2 ports
    - General-purpose I/O ports (CMOS) : Single clock product : 37 ports

      Dual clock product : 35 ports
- Flash memory security function

Protects the content of Flash memory (Flash memory device only)

\*: Purchase of Fujitsu I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use, these components in an I<sup>2</sup>C system provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

## **■ PRODUCT LINEUP**

Part number Parameter		MB95116B	MB95F118BS	MB95F118BW		
Туре		MASK ROM product	Flash memory product			
RO	M capacity	32 Kbytes	60 Kbytes			
RA	M capacity	1 Kbyte	2 Kbytes			
Res	set output		No			
Option*1	Clock system	Selectable single/dual clock*2	Single clock	Dual clock		
Opti	Low voltage detection reset		No			
CP	U functions	Number of basic instructions : 136  nstruction bit length : 8 bits  nstruction length : 1 to 3 bytes  Data bit length : 1, 8, and 16 bits  Winimum instruction execution time : 61.5 ns (at machine clock frequency 16.25MHz)  nterrupt processing time : 0.6 µs (at machine clock frequency 16.25 MHz)				
	General-purpose I/O port	<ul> <li>Single clock product: 39 ports (N-ch open drain: 2 ports, CMOS: 37 ports)</li> <li>Dual clock product: 37 ports (N-ch open drain: 2 ports, CMOS: 35 ports)</li> </ul>				
	Time-base timer	Interrupt cycle: 0.5 ms, 2.1 ms, 8.2 ms, 32.8 ms (at main oscillation clock 4 MHz)				
	Watchdog timer	Reset generated cycle At main oscillation clock 10 MHz : Minimum 105 ms At sub oscillation clock 32.768 kHz (for dual clock product) : Minimum 250 ms				
	Wild register	Capable of replacing 3 bytes of ROM data				
Peripheral functions	I <sup>2</sup> C	Master/slave sending and receiving Bus error function and arbitration function Detecting transmitting direction function Start condition repeated generation and detection functions Built-in wake-up function				
Periphe	UART/SIO	Data transfer capable in UART/SIO Full duplex double buffer, variable data length (5/6/7/8-bit), built-in baud rate generator NRZ type transfer format, error detected function LSB-first or MSB-first can be selected. Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable.				
	LIN-UART	Dedicated reload timer allowing a wide range of communication speeds to be set. Full duplex double buffer. Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable LIN functions available as the LIN master or LIN slave.				
	8/10-bit A/D converter (8 channels)	8-bit or 10-bit resolution can be selected.				

### (Continued)

	Part number ameter	MB95116B	MB95116B MB95F118BS MB95F118BW				
	8/16-bit compound timer (2 channels)	× 1 channel". Built-in timer function, PWC wave form output	Built-in timer function, PWC function, PWM function, capture function and square				
	16-bit PPG	PWM mode or one-shot mode can be selected. Counter operating clock : 8 selectable clock sources Support for external trigger start					
sue	8/16-bit PPG (2 channels)	Each channel of the PPG can be used as "8-bit PPG × 2 channels" or "16-bit PPG × 1 channel".  Counter operating clock : Eight selectable clock sources					
Peripheral functions	Watch counter (for dual clock product)	Count clock: Four selectable clock sources (125ms, 250ms, 500ms, or 1s) Counter value can be set from 0 to 63. (Capable of counting for 1 minute when selecting clock source 1 second and setting counter value to 60)					
eripher	Watch prescaler (for dual clock product)	4 selectable interval times (125 ms, 250 ms, 500 ms, or 1 s)					
٩	External interrupt (8 channels)	Interrupt by edge detection (rising, falling, or both edges can be selected) Can be used to recover from standby modes.					
	Flash memory	Supports automatic programming, Embedded Algorithm <sup>TM *3</sup> Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of write/erase cycles (Minimum): 10000 times Data retention time: 20 years Boot block configuration Erase can be performed on each block Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash					
Star	ndby mode	Sleep, stop, watch (for dua	l clock product) , and time-ba	ase timer			

<sup>\*1 :</sup> For details of option, refer to "■ MASK OPTIONS".

Note: Part number of the evaluation products in MB95110B series is MB95FV100D-101. When using it, the MCU board (MB2146-301A) is required.

<sup>\*2 :</sup> Specify clock mode when ordering MASK ROM.

<sup>\*3 :</sup> Embedded Algorithm is a trade mark of Advanced Micro Devices Inc.

### ■ SELECT OF OSCILLATION STABILIZATION WAIT TIME (MASK ROM PRODUCT ONLY)

For the MASK ROM product, you can set the mask option when ordering MASK ROM to select the initial value of main clock oscillation stabilization wait time from among the following four values.

Note that the evaluation and Flash memory products are fixed their initial value of main clock oscillation stabilization wait time at the maximum value.

Selection of oscillation stabilization wait time	Remarks
(2 <sup>2</sup> – 2) /Fcн	0.5 μs (at main oscillation clock 4 MHz)
(2 <sup>12</sup> – 2) /Fcн	Approx. 1.02 ms (at main oscillation clock 4 MHz)
(2 <sup>13</sup> – 2) /Fcн	Approx. 2.05 ms (at main oscillation clock 4 MHz)
(2 <sup>14</sup> – 2) /Fcн	Approx. 4.10 ms (at main oscillation clock 4 MHz)

### ■ PACKAGES AND CORRESPONDING PRODUCTS

Part number Package	MB95116B	MB95F118BS/F118BW	MB95FV100D-101
LCC-48P-M09	0	0	×
FPT-48P-M26	0	0	×
FPT-52P-M01	*	0	X
BGA-224P-M08	X	X	0

 $\bigcirc$  : Available  $\times$  : Unavailable

\* : Under development

#### ■ DIFFERENCES AMONG PRODUCTS AND NOTES ON SELECTING PRODUCTS

#### Notes on Using Evaluation Products

The evaluation product has not only the functions of the MB95110B corresponding products series but also those of other products to support software development for multiple series and models of the F<sup>2</sup>MC-8FX family. The I/O addresses for peripheral resources not used by the MB95110B series are therefore access-barred. Read/write access to these access-barred addresses may cause peripheral resources supposed to be unused to operate, resulting in unexpected malfunctions of hardware or software.

Particularly, do not use word access to odd numbered byte address in the prohibited areas (If these access are used, the address may be read or written unexpectedly).

Note that the values read from barred addresses are different between the evaluation product and the Flash memory product. Therefore, the value must not be used for program.

The evaluation product do not support the functions of some bits in single-byte registers. Read/write access to these bits does not cause hardware malfunctions. The evaluation, Flash memory, and MASK ROM products are designed to behave completely the same way in terms of hardware and software.

#### Difference of Memory Spaces

If the amount of memory on the evaluation product is different from that of the Flash memory or MASK ROM product, carefully check the difference in the amount of memory from the model to be actually used when developing software.

For details of memory space, refer to "
CPU CORE".

#### • Current Consumption

The current consumption of Flash memory product is greater than for MASK ROM product. For details of current consumption, refer to "■ ELECTRICAL CHARACTERISTICS".

#### Package

For details of information on each package, refer to "■ PACKAGE DIMENSIONS".

#### Operating voltage

The operating voltage are different among the evaluation, Flash memory, and MASK ROM products.


For details of operating voltage, refer to "■ ELECTRICAL CHARACTERISTICS"


### • Difference between RST and MOD pins


The input type of  $\overline{RST}$  and MOD pins is CMOS input on the Flash memory product.

The  $\overline{\text{RST}}$  and MOD pins are hysteresis inputs on the MASK ROM product. A pull - down resistor is provided for the MOD pin of the MASK ROM product.

### **■ PIN ASSIGNMENTS**







## **■ PIN DESCRIPTION**

Pin	no.		I/O			
LQFP*1	LQFP*2	Pin name	Circuit type*3	Function		
1	1	P65/SCK	К	General-purpose I/O port. The pin is shared with LIN-UART clock I/O.		
2	2	P66/SOT	, K	General-purpose I/O port. The pin is shared with LIN-UART data output.		
3	3	P67/SIN	L	General-purpose I/O port. The pin is shared with LIN-UART data input.		
4	4	P37/AN07				
5	5	P36/AN06				
6	6	P35/AN05				
7	8	P34/AN04		General-purpose I/O port.		
8	9	P33/AN03	J	The pins are shared with A/D converter analog input.		
9	10	P32/AN02				
10	11	P31/AN01				
11	12	P30/AN00				
12	13	AVss		A/D converter power supply pin (GND)		
13	14	AVcc	_	A/D converter power supply pin		
14	15	P24/EC0		General-purpose I/O port. The pin is shared with 8/16-bit compound timer ch.0 clock input.		
15	16	P23/TO01		General-purpose I/O port.		
16	17	P22/TO00	Н	The pins are shared with 8/16-bit compound timer ch.0 output.		
17	18	P21/PPG01		General-purpose I/O port.		
18	19	P20/PPG00		The pins are shared with 8/16-bit PPG ch.0 output.		
19	21	P51/SDA0	ı	General-purpose I/O port. The pin is shared with I <sup>2</sup> C ch.0 data I/O.		
20	22	P50/SCL0		General-purpose I/O port. The pin is shared with I <sup>2</sup> C ch.0 clock I/O.		
21	23	MOD	В	Operating mode designation pin		
22	24	X0	^	Main clock input oscillation pin		
23	25	X1	Α	Main clock input/output oscillation pin		
24	26	Vss	_	Power supply pin (GND)		
25	27	Vcc		Power supply pin		
26	28	PG0	Н	H General-purpose I/O port.		

### (Continued)

Pin	no.		I/O		
LQFP*1	LQFP*2	Pin name	Circuit type*3	Function	
27	29	PG2/X1A	H/A	This pin is general-purpose port in single clock product (PG2) . This pin is sub clock oscillation pin in dual clock product (32 kHz) $^{\circ}$	
28	30	PG1/X0A	11//	This pin is general-purpose port in single clock product (PG1) . This pin is sub clock oscillation pin in dual clock product (32 kHz) .	
29	31	RST	B'	Reset pin	
30	32	P00/INT00			
31	34	P01/INT01			
32	35	P02/INT02			
33	36	P03/INT03	С	General-purpose I/O port.	
34	37	P04/INT04		The pins are shared with external interrupt input. Large current port.	
35	38	P05/INT05			
36	39	P06/INT06			
37	40	P07/INT07			
38	41	P10/UI0	G	General-purpose I/O port. The pin is shared with UART/SIO ch.0 data input.	
39	42	P11/UO0		General-purpose I/O port. The pin is shared with UART/SIO ch.0 data output.	
40	43	P12/UCK0		General-purpose I/O port. The pin is shared with UART/SIO ch.0 clock I/O.	
41	44	P13/TRG0/ ADTG	н	General-purpose I/O port. The pin is shared with 16-bit PPG ch.0 trigger input (TRG0) and A/D converter trigger input (ADTG).	
42	45	P14/PPG0		General-purpose I/O port. The pin is shared with 16-bit PPG ch.0 output.	
43	47	P15		General-purpose I/O port.	
44	48	P60/PPG10		General-purpose I/O port.	
45	49	P61/PPG11		The pins are shared with 8/16-bit PPG ch.1 output.	
46	50	P62/TO10	K	General-purpose I/O port. The pins are shared with 8/16-bit compound timer ch.1 output.	
47	51	P63/TO11	] '`		
48	52	P64/EC1		General-purpose I/O port. The pin is shared with 8/16-bit compound timer ch.1 clock input.	
_	7, 20, 33, 46	NC		Internal connect pin. Be sure this pin is left open.	


\*1 : FPT-48P-M26

\*2: FPT-52P-M01

\*3 : For the I/O circuit type, refer to "■ I/O CIRCUIT TYPE"

## ■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
А	X1 (X1A) Clock input X0 (X0A) Standby control	<ul> <li>Oscillation circuit</li> <li>High-speed side         Feedback resistance value : approx. 1 MΩ</li> <li>Low-speed side         Feedback resistance : approx. 24 MΩ         (Evaluation product : approx. 10 MΩ)         Dumping resistance : approx. 144 kΩ         (Evaluation product : without dumping resistance)</li> </ul>
В	Mode input	<ul> <li>Only for input</li> <li>Hysteresis input only for MASK ROM product</li> <li>With pull-down resistor only for MASK ROM product</li> </ul>
B'	Reset input	Hysteresis input only for MASK ROM product
С	Standby control External interrupt enable	CMOS output     Hysteresis input
G	Pull-up control  P-ch  Digital output  Digital output  CMOS input  Hysteresis input	CMOS output CMOS input Hysteresis input With pull-up control



#### **■ HANDLING DEVICES**

### Preventing Latch-up

Care must be taken to ensure that maximum voltage ratings are not exceeded when they are used.

Latch-up may occur on CMOS ICs if voltage higher than  $V_{\text{CC}}$  or lower than  $V_{\text{SS}}$  is applied to input and output pins other than medium- and high-withstand voltage pins or if higher than the rating voltage is applied between  $V_{\text{CC}}$  pin and  $V_{\text{SS}}$  pin.

When latch-up occurs, power supply current increases rapidly and might thermally damage elements.

Also, take care to prevent the analog power supply voltage (AVcc) and analog input voltage from exceeding the digital power supply voltage (Vcc) when the analog system power supply is turned on or off.

### • Stable Supply Voltage

Supply voltage should be stabilized.

A sudden change in power-supply voltage may cause a malfunction even within the guaranteed operating range of the  $V_{\text{CC}}$  power-supply voltage.

For stabilization, in principle, keep the variation in  $V_{\text{CC}}$  ripple (p-p value) in a commercial frequency range (50 Hz/60 Hz) not to exceed 10% of the standard  $V_{\text{CC}}$  value and suppress the voltage variation so that the transient variation rate does not exceed 0.1 V/ms during a momentary change such as when the power supply is switched.

#### • Precautions for Use of External Clock

Even when an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from sub clock mode or stop mode.

#### **■ PIN CONNECTION**

#### Treatment of Unused Input Pin

Leaving unused input pins unconnected can cause abnormal operation or latch-up, leaving to permanent damage. Unused input pins should always be pulled up or down through resistance of at least  $2 \text{ k}\Omega$ .

Any unused input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins. If there is unused output pin, make it to open.

#### • Treatment of Power Supply Pins on A/D Converter

Connect to be AVcc = Vcc and AVss = Vss even if the A/D converter is not in use.

Noise riding on the AVcc pin may cause accuracy degradation. So, connect approx. 0.1 μF ceramic capacitor as a bypass capacitor between AVcc and AVss pins in the vicinity of this device.

#### • Power Supply Pins

In products with multiple  $V_{CC}$  or  $V_{SS}$  pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the Vcc and Vss pins of this device at the low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1  $\mu F$  as a bypass capacitor between  $V_{\text{CC}}$  and  $V_{\text{SS}}$  pins near this device.

#### Mode Pin (MOD)

Connect the MOD pin directly to Vcc or Vss pins.

To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the MOD pin to Vcc or Vss pins and to provide a low-impedance connection.

#### Analog Power Supply

Always set the same potential to AVcc and Vcc . When Vcc > AVcc, the current may flow through the AN00 to AN07 pins.

# ■ PROGRAMMING FLASH MEMORY MICROCONTROLLERS USING PARALLEL PROGRAMMER

### • Supported Parallel Programmers and Adapters

The following table lists supported parallel programmers and adapters.

Package	Applicable adapter model	Parallel programmers
FPT-48P-M26	TEF110-118F37AP	AF9708 (Ver 02.35G or more)
FPT-52P-M01	TEF110-95F118PMC	AF9709/B (Ver 02.35G or more)
LCC-48P-M09	TEF100-118F41AP	AF9723+AF9834 (Ver 02.08E or more)

Note: For information on applicable adapter models and parallel programmers, contact the following: Flash Support Group, Inc. TEL: +81-53-428-8380

### • Sector Configuration

The individual sectors of Flash memory correspond to addresses used for CPU access and programming by the parallel programmer as follows:

Flash memory	CPU address	Writer address*	
SA1 (4 Kbytes)	1000н	71000 <sub>H</sub>	
	<u>1FFF</u> +	71FFFн	ᆂ
SA2 (4 Kbytes)	2000н		r bank
, ,	2FFF <sub>H</sub>	72FFFн	Lower
SA3 (4 Kbytes)	3000н	73000н	] ]
	3FFF <sub>H</sub>	73FFF <sub>H</sub>	
SA4 (16 Kbytes)	4000н	74000н	
	<u>7</u> FF <u>F</u> н	7 <u>7</u> FFFн	
SA5 (16 Kbytes)	8000н	78000н	
	<u>BF</u> FFн	7ВFFFн	
SA6 (4 Kbytes)	С000н	7C000н	녿
, , ,	<u>C</u> FF <u>F</u> н	7CFFF <sub>H</sub>	ba
SA7 (4 Kbytes)	<b>D</b> 000н	7D000н	Upper bank
	<u>D</u> FF <u>F</u> +	7DFFF <sub>H</sub>	
SA8 (4 Kbytes)	Е000н	7E000н	
	<u>EFFF</u> H	7EFFF <sub>H</sub>	
SA9 (4 Kbytes)	F000 <sub>H</sub>	7F000н	
`	<u>FFFF</u> H	<u>7FFFF</u> +	


<sup>\*:</sup> Programmer addresses are equivalent to CPU addresses, used when the parallel programmer programs data into Flash memory.

These programmer addresses are used for the parallel programmer to program or erase data in Flash memory.

### • Programming Method

- 1) Set the type code of the parallel programmer to "17226".
- 2) Load program data to programmer addresses 71000<sub>H</sub> to 7FFFF<sub>H</sub>.
- 3) Programmed by parallel programmer.


### **■ BLOCK DIAGRAM**



### **■ CPU CORE**

#### 1. Memory space

Memory space of the MB95110B series is 64 Kbytes and consists of I/O area, data area, and program area. The memory space includes special-purpose areas such as the general-purpose registers and vector table. Memory map of the MB95110B series shown in below.



### 2. Register

The MB95110B series has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The dedicated registers are as follows:

Program counter (PC) : A 16-bit register to indicate locations where instructions are stored.

Accumulator (A) : A 16-bit register for temporary storage of arithmetic operations. In the case of

an 8-bit data processing instruction, the lower one byte is used.

Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator.


In the case of an 8-bit data processing instruction, the lower one byte is used.

Index register (IX) : A 16-bit register for index modification


Extra pointer (EP) : A 16-bit pointer to point to a memory address. Stack pointer (SP) : A 16-bit register to indicate a stack area.

Program status (PS) : A 16-bit register for storing a register bank pointer, a direct bank pointer, and


a condition code register



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and a direct bank pointer (DP) and the lower 8 bits for use as a condition code register (CCR). (Refer to the diagram below.)



The RP indicates the address of the register bank currently being used. The relationship between the content of RP and the real address conforms to the conversion rule illustrated below:



The DP specifies the area for mapping instructions (16 different instructions such as MOV A, dir) using direct addresses to 0080<sub>H</sub> to 00FF<sub>H</sub>.

Direct bank pointer (DP2 to DP0)	Specified address area	Mapping area
XXX <sub>B</sub> (no effect to mapping)	0000н to 007Fн	0000н to 007Fн (without mapping)
000₅ (initial value)		0080н to 00FFн (without mapping)
001в	0080н to 00FFн	0100н to 017Fн
010в		0180н to 01FFн
011в		0200н to 027Fн
100в		0280н to 02FFн
101в	7	0300н to 037Fн
110в		0380н to 03FFн
111в		0400н to 047Fн

The CCR consists of the bits indicating arithmetic operation results or transfer data contents and the bits that control CPU operations at interrupt.

H flag : Set to "1" when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation.

Cleared to "0" otherwise. This flag is for decimal adjustment instructions.

I flag : Interrupt is enabled when this flag is set to "1". Interrupt is disabled when this flag is set to "0".

The flag is set to "0" when reset.

IL1, IL0 : Indicates the level of the interrupt currently enabled. Processes an interrupt only if its request level

is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	Priority
0	0	0	High
0	1	1	<b>†</b>
1	0	2	<b>+</b>
1	1	3	Low = no interruption

N flag : Set to "1" if the MSB is set to "1" as the result of an arithmetic operation. Cleared to "0" when the

bit is set to "0".

Z flag : Set to "1" when an arithmetic operation results in "0". Cleared to "0" otherwise.

V flag : Set to "1" if the complement on 2 overflows as a result of an arithmetic operation. Cleared to "0"

otnerwise.


C flag : Set to "1" when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared

to "0" otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: 8-bit data storage registers

The general-purpose registers are 8 bits and located in the register banks on the memory. One bank contains eight registers. Up to a total of 32 banks can be used on the MB95110B series. The bank currently in use is specified by the register bank pointer (RP), and the lower 3 bits of OP code indicates the general-purpose register 0 (R0) to general-purpose register 7 (R7).



## ■ I/O MAP

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000В
0001н	DDR0	Port 0 direction register	R/W	0000000В
0002н	PDR1	Port 1 data register	R/W	0000000в
0003н	DDR1	Port 1 direction register	R/W	0000000в
0004н	_	(Disabled)	_	_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	111111111
0006н	PLLC	PLL control register	R/W	0000000в
0007н	SYCC	System clock control register	R/W	1010Х011в
0008н	STBC	Standby control register	R/W	0000000в
0009н	RSRR	Reset source register	R	XXXXXXXX
000Ан	TBTC	Time-base timer control register	R/W	0000000в
000Вн	WPCR	Watch prescaler control register	R/W	0000000в
000Сн	WDTC	Watchdog timer control register	R/W	0000000в
000Dн	_	(Disabled)		_
000Ен	PDR2	Port 2 data register	R/W	0000000в
000Fн	DDR2	Port 2 direction register	R/W	0000000в
0010н	PDR3	Port 3 data register	R/W	0000000в
0011н	DDR3	Port 3 direction register	R/W	0000000в
0012н, 0013н	_	(Disabled)	_	_
0014н	PDR5	Port 5 data register	R/W	0000000в
0015н	DDR5	Port 5 direction register	R/W	0000000в
0016н	PDR6	Port 6 data register	R/W	0000000в
0017н	DDR6	Port 6 direction register	R/W	0000000в
0018н to 0029н	_	(Disabled)	_	_
002Ан	PDRG	Port G data register	R/W	0000000в
002Вн	DDRG	Port G direction register	R/W	0000000в
002Сн	_	(Disabled)		_
002Dн	PUL1	Port 1 pull-up register	R/W	0000000В
002Ен	PUL2	Port 2 pull-up register	R/W	0000000В
002Fн	PUL3	Port 3 pull-up register	R/W	0000000В
0030н to 0034н	_	(Disabled)	_	_

Address	Register abbreviation	Register name	R/W	Initial value
0035н	PULG	Port G pull-up register	R/W	0000000в
0036н	T01CR1	8/16-bit compound timer 01 control status register 1 ch.0	R/W	0000000
0037н	T00CR1	8/16-bit compound timer 00 control status register 1 ch.0	R/W	0000000В
0038н	T11CR1	8/16-bit compound timer 11 control status register 1 ch.1	R/W	0000000В
0039н	T10CR1	8/16-bit compound timer 10 control status register 1 ch.1	R/W	0000000В
003Ан	PC01	8/16-bit PPG1 control register ch.0	R/W	0000000В
003Вн	PC00	8/16-bit PPG0 control register ch.0	R/W	0000000В
003Сн	PC11	8/16-bit PPG1 control register ch.1	R/W	0000000В
003Dн	PC10	8/16-bit PPG0 control register ch.1	R/W	0000000В
003Ен to 0041н	_	(Disabled)		_
0042н	PCNTH0	16-bit PPG status control register (Upper byte) ch.0	R/W	0000000в
0043н	PCNTL0	16-bit PPG status control register (Lower byte) ch.0	R/W	0000000в
0044н to 0047н	_	(Disabled)	_	_
0048н	EIC00	External interrupt circuit control register ch.0/ch.1	R/W	0000000
0049н	EIC10	External interrupt circuit control register ch.2/ch.3	R/W	0000000В
004Ан	EIC20	External interrupt circuit control register ch.4/ch.5	R/W	0000000В
004Вн	EIC30	External interrupt circuit control register ch.6/ch.7	R/W	0000000В
004Сн to 004Fн	_	(Disabled)	_	_
0050н	SCR	LIN-UART serial control register	R/W	0000000В
0051н	SMR	LIN-UART serial mode register	R/W	0000000В
0052н	SSR	LIN-UART serial status register	R/W	00001000в
0053н	RDR/TDR	LIN-UART reception/transmission data register	R/W	0000000В
0054н	ESCR	LIN-UART extended status control register	R/W	00000100в
0055н	ECCR	LIN-UART extended communication control register	R/W	000000XXB
0056н	SMC10	UART/SIO serial mode control register 1 ch.0	R/W	0000000В
0057н	SMC20	UART/SIO serial mode control register 2 ch.0	R/W	00100000в
0058н	SSR0	UART/SIO serial status register ch.0	R/W	0000001в
0059н	TDR0	UART/SIO serial output data register ch.0	R/W	0000000в
005Ан	RDR0	UART/SIO serial input data register ch.0	R	0000000В
005Вн to 005Fн	_	(Disabled)	_	_

Address	Register abbreviation	Register name	R/W	Initial value
0060н	IBCR00	I <sup>2</sup> C bus control register 0 ch.0	R/W	0000000в
0061н	IBCR10	I <sup>2</sup> C bus control register 1 ch.0	R/W	0000000в
0062н	IBSR0	I <sup>2</sup> C bus status register ch.0	R	00000000в
0063н	IDDR0	I <sup>2</sup> C data register ch.0	R/W	00000000В
0064н	IAAR0	I <sup>2</sup> C address register ch.0	R/W	0000000В
0065н	ICCR0	I <sup>2</sup> C clock control register ch.0	R/W	0000000
0066н to 006Вн	_	(Disabled)		_
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	0000000В
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000В
006Ен	ADDH	8/10-bit A/D converter data register (Upper byte)	R/W	0000000В
006Fн	ADDL	8/10-bit A/D converter data register (Lower byte)	R/W	0000000В
0070н	WCSR	Watch counter status register	R/W	0000000В
0071н	_	(Disabled)		_
0072н	FSR	Flash memory status register	R/W	000Х0000в
0073н	SWRE0	Flash memory sector writing control register 0	R/W	0000000В
0074н	SWRE1	Flash memory sector writing control register 1	R/W	0000000В
0075н	_	(Disabled)	_	_
0076н	WREN	Wild register address compare enable register	R/W	00000000В
0077н	WROR	Wild register data test setting register	R/W	0000000В
0078н	_	(Mirror of register bank pointer (RP) and direct bank pointer (DP))	_	_
0079н	ILR0	Interrupt level setting register 0	R/W	11111111В
007Ан	ILR1	Interrupt level setting register 1	R/W	111111111
007Вн	ILR2	Interrupt level setting register 2	R/W	111111111
007Сн	ILR3	Interrupt level setting register 3	R/W	11111111В
007Dн	ILR4	Interrupt level setting register 4	R/W	111111111
007Ен	ILR5	Interrupt level setting register 5	R/W	111111111
007Fн	_	(Disabled)	_	_
0F80н	WRARH0	Wild register address setting register (Upper byte) ch.0	R/W	00000000В
0F81н	WRARL0	Wild register address setting register (Lower byte) ch.0	R/W	00000000В
0F82н	WRDR0	Wild register data setting register ch.0	R/W	0000000
0F83н	WRARH1	Wild register address setting register (Upper byte) ch.1	R/W	0000000В
0F84н	WRARL1	Wild register address setting register (Lower byte) ch.1	R/W	0000000В
0F85н	WRDR1	Wild register data setting register ch.1	R/W	00000000В

Address	Register abbreviation	Register name	R/W	Initial value
0F86н	WRARH2	Wild register address setting register (Upper byte) ch.2	R/W	0000000В
0F87н	WRARL2	Wild register address setting register (Lower byte) ch.2	R/W	0000000В
0F88н	WRDR2	Wild register data setting register ch.2	R/W	0000000В
0F89н to 0F91н	_	(Disabled)	_	_
0F92н	T01CR0	8/16-bit compound timer 01 control status register 0 ch.0	R/W	0000000В
0F93н	T00CR0	8/16-bit compound timer 00 control status register 0 ch.0	R/W	0000000В
0F94н	T01DR	8/16-bit compound timer 01 data register ch.0	R/W	0000000В
0F95 <sub>H</sub>	T00DR	8/16-bit compound timer 00 data register ch.0	R/W	0000000В
0F96н	TMCR0	8/16-bit compound timer 00/01 timer mode control register ch.0	R/W	0000000В
0F97н	T11CR0	8/16-bit compound timer 11 control status register 0 ch.1	R/W	0000000В
0F98н	T10CR0	8/16-bit compound timer 10 control status register 0 ch.1	R/W	0000000В
0F99н	T11DR	8/16-bit compound timer 11 data register ch.1	R/W	0000000В
0F9Ан	T10DR	8/16-bit compound timer 10 data register ch.1	R/W	0000000В
0F9Вн	TMCR1	8/16-bit compound timer 10/11 timer mode control register ch.1	R/W	0000000в
0F9Cн	PPS01	8/16-bit PPG1 cycle setting buffer register ch.0	R/W	111111111
0F9Dн	PPS00	8/16-bit PPG0 cycle setting buffer register ch.0	R/W	111111111
0F9Eн	PDS01	8/16-bit PPG1 duty setting buffer register ch.0	R/W	111111111В
0F9Fн	PDS00	8/16-bit PPG0 duty setting buffer register ch.0	R/W	111111111В
0FА0н	PPS11	8/16-bit PPG1 cycle setting buffer register ch.1	R/W	111111111В
<b>0FA1</b> н	PPS10	8/16-bit PPG0 cycle setting buffer register ch.1	R/W	111111111
0FA2н	PDS11	8/16-bit PPG1 duty setting buffer register ch.1	R/W	111111111В
0FАЗн	PDS10	8/16-bit PPG0 duty setting buffer register ch.1	R/W	11111111 <sub>B</sub>
0FA4н	PPGS	8/16-bit PPG starting register	R/W	0000000В
0FA5н	REVC	8/16-bit PPG output inversion register	R/W	0000000В
0FA6н to 0FA9н	_	(Disabled)	_	_
0ГААн	PDCRH0	16-bit PPG down counter register (Upper byte) ch.0	R	0000000В
0ГАВн	PDCRL0	16-bit PPG down counter register (Lower byte) ch.0	R	0000000В
0FACн	PCSRH0	16-bit PPG cycle setting buffer register (Upper byte) ch.0	R/W	11111111В
0FADн	PCSRL0	16-bit PPG cycle setting buffer register (Lower byte) ch.0	R/W	111111111
0FAEн	PDUTH0	16-bit PPG duty setting buffer register (Upper byte) ch.0	R/W	111111111В
0FAFн	PDUTL0	16-bit PPG duty setting buffer register (Lower byte) ch.0	R/W	11111111В

### (Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0FB0н to 0FBBн	_	(Disabled)	_	_
0FBСн	BGR1	LIN-UART baud rate generator register 1	R/W	0000000В
0FBDн	BGR0	LIN-UART baud rate generator register 0	R/W	0000000В
0ГВЕн	PSSR0	UART/SIO dedicated baud rate generator prescaler selection register ch.0	R/W	0000000В
0FBFн	BRSR0	UART/SIO dedicated baud rate generator baud rate setting register ch.0	R/W	0000000В
0FC0н to 0FC2н	_	(Disabled)	_	_
0FС3н	AIDRL	A/D input disable register (Lower byte)	R/W	0000000В
0FC4н to 0FE2н	_	(Disabled)	_	_
0FE3н	WCDR	Watch counter data register	R/W	00111111в
0FE4н to 0FEDн		(Disabled)	_	_
0FEEн	ILSR	Input level select register	R/W	0000000В
0FEFн	WICR	Interrupt pin control register	R/W	01000000в
0FF0н to 0FFFн	_	(Disabled)	_	_

• R/W access symbols

R/W : Readable/Writable

R : Read only W : Write only

### • Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to the "(Disabled)". Reading the "(Disabled)" returns an undefined value.

## **■ INTERRUPT SOURCE TABLE**

	Interrupt	Vector tab	le address	Bit name of	Same level
Interrupt source	request number	Upper	Lower	interrupt level setting register	priority order (at simultaneous occurrence)
External interrupt ch.0	IRQ0	FFFA⊦ı	FFFB <sub>H</sub>	L00 [1 : 0]	High
External interrupt ch.4	INQU	FFFAH	ГГГОН	L00 [1.0]	
External interrupt ch.1	IRQ1	FFF8 <sub>H</sub>	FFF9 <sub>H</sub>	L01 [1 : 0]	_
External interrupt ch.5	INQI	ГГГОН	ГГГЭН	LOT [1.0]	<b>↑</b>
External interrupt ch.2	IRQ2	FFF6 <sub>H</sub>	FFF7 <sub>H</sub>	L02 [1 : 0]	
External interrupt ch.6	INQZ	ГГГОН	ГГГ/Н	L02 [1 . 0]	
External interrupt ch.3	IRQ3	FFF4 <sub>H</sub>	FFF5 <sub>H</sub>	L03 [1 : 0]	
External interrupt ch.7	INQS		ГГГЭН	[ [03[1.0]	
UART/SIO ch.0	IRQ4	FFF2⊦	FFF3 <sub>H</sub>	L04 [1 : 0]	
8/16-bit compound timer ch.0 (Lower)	IRQ5	FFF0 <sub>H</sub>	FFF1 <sub>H</sub>	L05 [1 : 0]	
8/16-bit compound timer ch.0 (Upper)	IRQ6	FFEE	FFEFH	L06 [1 : 0]	
LIN-UART (reception)	IRQ7	FFECH	FFEDH	L07 [1:0]	
LIN-UART (transmission)	IRQ8	FFEAH	FFEBH	L08 [1 : 0]	
8/16-bit PPG ch.1 (Lower)	IRQ9	FFE8⊦	FFE9 <sub>H</sub>	L09 [1 : 0]	
8/16-bit PPG ch.1 (Upper)	IRQ10	FFE6⊦	FFE7 <sub>H</sub>	L10 [1 : 0]	
(Unused)	IRQ11	FFE4 <sub>H</sub>	FFE5 <sub>H</sub>	L11 [1 : 0]	
8/16-bit PPG ch.0 (Upper)	IRQ12	FFE2⊦	FFE3 <sub>H</sub>	L12 [1 : 0]	
8/16-bit PPG ch.0 (Lower)	IRQ13	FFE0⊦	FFE1 <sub>H</sub>	L13 [1 : 0]	
8/16-bit compound timer ch.1 (Upper)	IRQ14	FFDE	FFDF <sub>H</sub>	L14 [1 : 0]	
16-bit PPG ch.0	IRQ15	FFDСн	FFDD⊦	L15 [1 : 0]	
I <sup>2</sup> C ch.0	IRQ16	FFDA⊦	FFDB⊦	L16 [1 : 0]	
(Unused)	IRQ17	FFD8 <sub>H</sub>	FFD9 <sub>H</sub>	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6⊦	FFD7 <sub>H</sub>	L18 [1 : 0]	
Time-base timer	IRQ19	FFD4 <sub>H</sub>	FFD5⊦	L19 [1 : 0]	
Watch prescaler/watch counter	IRQ20	FFD2⊦	FFD3 <sub>H</sub>	L20 [1 : 0]	
(Unused)	IRQ21	FFD0⊦	FFD1 <sub>H</sub>	L21 [1 : 0]	<b> </b>
8/16-bit compound timer ch.1 (Lower)	IRQ22	FFCEH	FFCF <sub>H</sub>	L22 [1 : 0]	▼
Flash memory	IRQ23	FFCCH	FFCDн	L23 [1 : 0]	Low


## **■ ELECTRICAL CHARACTERISTICS**

## 1. Absolute Maximum Ratings

Parameter	Symbol	Rat	ting	Unit	Remarks
raiailletei	Syllibol	Min	Max	Oilit	nemarks
Power supply voltage*1	Vcc, AVcc	Vss - 0.3	Vss + 4.0	V	*2
Input voltage*1	Vıı	Vss - 0.3	Vss + 4.0	V	Other than P50, P51*3
input voitage	V <sub>I2</sub>	Vss - 0.3	Vss + 6.0	v	P50, P51
Output voltage*1	Vo	Vss - 0.3	Vss + 4.0	V	*3
Maximum clamp current	CLAMP	- 2.0	+ 2.0	mA	Applicable to pins*4
Total maximum clamp current	ΣΙΙCLAMP	_	20	mA	Applicable to pins*4
"L" level maximum	l <sub>OL1</sub>		15	mA	Other than P00 to P07
output current	lol2		15	IIIA	P00 to P07
"L" level average current	lolav1	_	4	mA	Other than P00 to P07 Average output current = operating current × operating ratio (1 pin)
2 lover average carrent	lolav2		12	112	P00 to P07 Average output current = operating current × operating ratio (1 pin)
"L" level total maximum output current	ΣΙοι	_	100	mA	
"L" level total average output current	ΣΙοιαν	_	50	mA	Total average output current = operating current × operating ratio (total of pins)
"H" level maximum	<b>І</b> он1		– 15	mA	Other than P00 to P07
output current	<b>І</b> ОН2		<b>– 15</b>	IIIA	P00 to P07
"H" level average current	lohav1		- 4	mA	Other than P00 to P07 Average output current = operating current × operating ratio (1 pin)
Ti level average current	lohav2		- 8	IIIA	P00 to P07 Average output current = operating current × operating ratio (1 pin)
"H" level total maximum output current	ΣІон	_	- 100	mA	
"H" level total average output current	ΣΙοнαν	_	- 50	mA	Total average output current = operating current × operating ratio (total of pins)
Power consumption	Pd	_	320	mW	
Operating temperature	TA	- 40	+ 85	°C	
Storage temperature	Tstg	- 55	+ 150	°C	

#### (Continued)

- \*1 : The parameter is based on  $AV_{CC} = V_{SS} = 0.0 \text{ V}$ .
- \*2: Apply equal potential to AVcc and Vcc.
- \*3: V<sub>I1</sub> and V<sub>0</sub> should not exceed V<sub>CC</sub> + 0.3 V. V<sub>I1</sub> must not exceed the rating voltage. However, if the maximum current to/from an input is limited by some means with external components, the I<sub>CLAMP</sub> rating supersedes the V<sub>I1</sub> rating.
- \*4: Applicable to pins: P00 to P07, P10 to P15, P20 to P24, P30 to P37, PG0
  - Use within recommended operating conditions.
  - Use at DC voltage (current).
  - +B signal is an input signal that exceeds Vcc voltage. The + B signal should always be applied a limiting resistance placed between the + B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the + B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input
    potential may pass through the protective diode and increase the potential at the Vcc pin, and this may
    affect other devices.
  - Note that if the + B signal is inputted when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
  - Note that if the + B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.
  - Care must be taken not to leave the + B input pin open.
  - Sample recommended circuits :



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### 2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Pin name	Conditions		Value	!	Unit	Remarks	
Farameter	Syllibol	T III IIdilic	Contantions	Min	Тур	Max	Oilit	nemarks	
		·			1.8*		3.3		At normal operating, Flash memory product, $T_A = -10  ^{\circ}\text{C}$ to $+85  ^{\circ}\text{C}$
	Vcc, AVcc		_	1.8*		3.6		At normal operating, MASK ROM product, $T_A = -10 ^{\circ}\text{C}$ to $+85 ^{\circ}\text{C}$	
				2.0*	_	3.3		At normal operating, Flash memory product, TA = -40 °C to +85 °C	
Power supply voltage				2.0*	_	3.6	٧	At normal operating, MASK ROM product, T <sub>A</sub> = -40 °C to +85 °C	
				2.6	_	3.6		MB95FV100D-101, T <sub>A</sub> = +5 °C to +35 °C	
				1.5	_	3.3		Retain status of stop mode operation, Flash memory product	
				1.5	_	3.6		Retain status of stop mode operation, MASK ROM product	
Operating temperature	Та	_	_	- 40		+ 85	°C		

<sup>\*:</sup> The values vary with the operating frequency.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## 3. DC Characteristics

(Vcc = AVcc = 3.3 V, AVss = Vss = 0.0 V,  $T_A = -40 \, ^{\circ}\text{C}$  to  $+85 \, ^{\circ}\text{C}$ )

Dawa wa atau	Coursels at	Din nama	0		Value		11	Domostro	
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks	
	V <sub>IH1</sub>	P10, P67	*1	0.7 Vcc	_	Vcc + 0.3	V	At selecting of CMOS input level (hysteresis input)	
"H" level input voltage	V <sub>IH2</sub>	P50, P51	*1	0.7 Vcc	_	Vss + 5.5	V	At selecting of CMOS input level (hysteresis input)	
	V <sub>IHS1</sub>	P00 to P07, P10 to P15, P20 to P24, P30 to P37, P60 to P67, PG0, PG1*1, PG2*1	*1	0.8 Vcc		Vcc + 0.3	<b>V</b>	Hysteresis input	
	V <sub>IHS2</sub>	P50, P51	*1	0.8 Vcc		Vss + 5.5	V	Hysteresis input	
	Vінм	RST, MOD	_	0.7 Vcc	_	Vcc + 0.3	V	CMOS input (Flash memory product)	
			_	0.8 Vcc	_	Vcc + 0.3	V	Hysteresis input (MASK ROM product)	
	VıL	P10, P50, P51, P67	*1	Vss - 0.3	_	0.3 Vcc	V	At selecting of CMOS input level (hysteresis input)	
"L" level input voltage	VILS	P00 to P07, P10 to P15, P20 to P24, P30 to P37, P50, P51, P60 to P67, PG0, PG1*1, PG2*1	*1	Vss - 0.3	_	0.2 Vcc	V	Hysteresis input	
	VILM	RST, MOD	_	Vss - 0.3	_	0.3 Vcc	V	CMOS input (Flash memory product)	
	VILM			Vss - 0.3	_	0.2 Vcc	V	Hysteresis input (MASK ROM product)	
Open drain output application voltage	VD	P50, P51	_	Vss - 0.3	_	Vss + 5.5	V		

(Vcc = AVcc = 3.3 V, AVss = Vss = 0.0 V,  $T_A$  = -40 °C to +85 °C)

Da wa wa ata w	Sym-	Din mana	O a m aliti a m a		Value		11	Domonto
Parameter	bol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
"H" level	Vон1	Output pin other than P00 to P07	Iон = - 4.0 mA	2.4	_		V	MB95FV100D-101 a conditional : IoH = -2.0 mA
output voltage	V <sub>OH2</sub>	P00 to P07	Iон = - 8.0 mA	2.4	_		V	MB95FV100D-101 a conditional : $I_{OH} = -5.0 \text{ mA}$
"L" level	V <sub>OL1</sub>	Output pin other than P00 to P07	loL = 4.0 mA	_	_	0.4	V	MB95FV100D-101 a conditional : IoL = 3.0 mA
output voltage	V <sub>OL2</sub>	P00 to P07	I <sub>OL</sub> = 12 mA	_	_	0.4	V	MB95FV100D-101 a conditional : IoL = 8.0 mA
Input leakage current (Hi-Z output leakage current)	lu	Port other than P50, P51	0.0 V < V <sub>I</sub> < Vcc	- 5	_	+ 5	μА	When no pull-up prohibition setting
Open drain output leakage current	LIOD	P50, P51	0.0 V < V <sub>I</sub> < Vss + 5.5 V	_	_	5	μА	
Pull-up resistor	Rpull	P10 to P15, P20 to P24, P30 to P37, PG0, PG1*2, PG2*2	V <sub>I</sub> = 0.0 V	25	50	100	kΩ	When pull-up permission setting
Pull-down resistor	Rмор	MOD	Vı = Vcc	50	100	200	kΩ	MASK ROM product
	Vcc		F <sub>CH</sub> = 20 MHz F <sub>MP</sub> = 10 MHz	_	11	14	mA	Flash memory product (at other than Flash memory writing and erasing)
Power supply current*3	Icc (external clock operation)		Main clock mode (divided by 2)	_	7.3	10	mA	Flash memory product (at Flash memory writing and erasing)
				_	30	35	mA	MASK ROM product

(Vcc = AVcc = 3.3 V, AVss = Vss = 0.0 V,  $T_A$  = -40 °C to +85 °C)

Downstan	Cumbal	Din nama	Conditions		Value		I I mil	Domostro	
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks	
					_	17.6	22.4	mA	Flash memory product (at other than Flash memory writing and erasing)
	Icc				_	38.1	44.9	mA	Flash memory product (at Flash memory writing and erasing)
				_	11.7	16.0	mA	MASK ROM product	
	Iccs	Vcc (external clock operation)	F <sub>CH</sub> = 20 MHz F <sub>MP</sub> = 10 MHz Main sleep mode (divided by 2)	_	4.5	6	mA		
			F <sub>CH</sub> = 32 MHz F <sub>MP</sub> = 16 MHz Main sleep mode (divided by 2)	_	7.2	9.6	mA		
Power supply current*3	IccL		$F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Sub clock mode (divided by 2), $T_{A} = +25 \text{ °C}$	_	25	35	μΑ		
	Iccls		$F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Sub sleep mode (divided by 2), $T_{A} = +25 \text{ °C}$	_	7	15	μΑ		
	Ісст		FcL = 32 kHz Watch mode	_	2	10	μΑ	Flash memory product	
	ICCI		Main stop mode $T_A = +25  ^{\circ}C$	_	1	5	μА	MASK ROM product	
			F <sub>CH</sub> = 4 MHz F <sub>MP</sub> = 10 MHz		10	14	mA	Flash memory product	
	Іссмец		Main PLL mode (multiplied by 2.5)	_	6.7	10	mA	MASK ROM product	
	ICCIVIPLE		F <sub>CH</sub> = 6.4 MHz F <sub>MP</sub> = 16 MHz	_	16.0	22.4	mA	Flash memory product	
			Main PLL mode (multiplied by 2.5)	_	10.8	16.0	mA	MASK ROM product	

$$(Vcc = AVcc = 3.3 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}C \text{ to } +85 ^{\circ}C)$$

Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks
Parameter	Syllibol	Pili lialile	Conditions	Min	Тур	Max	Oilit	nemarks
Power supply	ICCSPLL	Vcc	$F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 128 \text{ kHz}$ $Sub \text{ PLL mode}$ $(multiplied by 4),$ $T_{A} = +25 \text{ °C}$		190	250	μΑ	
	Істѕ	(external clock operation)	F <sub>CH</sub> = 10 MHz Time-base timer mode T <sub>A</sub> = +25 °C	ı	0.4	0.5	mA	
current*3	Іссн		Sub stop mode $T_A = +25$ °C		1	5	μΑ	
	la		FcH = 10 MHz At A/D converting		1.3	2.2	mA	
	Іан	AVcc	FcH = 10 MHz At A/D converting stop TA = +25 °C	_	1	5	μΑ	
Input capacitance	Cin	Other than AVcc, AVss, Vcc, and Vss	f = 1 MHz		5	15	pF	

<sup>\*1:</sup> P10, P50, P51, and P67 can switch the input level to either the "CMOS input level" or "hysteresis input level". The switching of the input level can be set by the input level selection register (ILSR).

<sup>\*2:</sup> Single clock products only

<sup>\*3:</sup> The power-supply current is determined by the external clock.

<sup>•</sup> Refer to "4. AC characteristics (1) Clock Timing" for Fch and Fcl.


<sup>•</sup> Refer to "4. AC characteristics (2) Source Clock/Machine Clock" for fmp and fmpl.


### 4. AC Characteristics

## (1) Clock Timing

(Vcc = 3.3 V, AVss = Vss = 0.0 V,  $T_A = -40 \, ^{\circ}\text{C}$  to  $+85 \, ^{\circ}\text{C}$ )

				(VCC = 3.3  V, AVSS = VSS = 0.0  V,  IA = -40  °C to  +85  °C					
Parameter	Sym-	Pin	Condi-		Value		Unit	Remarks	
raiametei	bol		tions	Min	Тур	Max	Oilit	Hemarks	
					1.00	_	16.25	MHz	When using main oscillation circuit
				1.00	_	32.50	MHz	When using external clock	
	Fсн	X0, X1		3.00		10.00	MHz	Main PLL multiplied by 1	
Clock frequency				3.00		8.13	MHz	Main PLL multiplied by 2	
				3.00		6.50	MHz	Main PLL multiplied by 2.5	
				3.00		4.06	MHz	Main PLL multiplied by 4	
	FcL	X0A, X1A			32.768		kHz	When using sub oscillation circuit	
			_	_	32.768	_	kHz	When using sub PLL Flash memory product: Vcc = 2.3 V to 3.3 V MASK ROM product: Vcc = 2.3 V to 3.6 V	
	thcyl	X0, X1		100	_	1000	ns	When using main oscillation circuit	
Clock cycle time				50		1000	ns	When using external clock	
order systems	tlcyl	X0A, X1A			30.5	_	μs	When using sub oscillation circuit, When using external clock	
Input clock pulse width	twH1 twL1	X0		10			ns	When using external clock Duty ratio is about 30% to	
Imput Glock puise Width	twH2	X0A			15.2	_	μs	70%.	
Input clock rise time and fall time	tcr tcr	X0, X0A			_	5	ns	When using external clock	






### (2) Source Clock/Machine Clock


 $(Vcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_A = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C})$ 


	Cum	Din		Valu	e		
Parameter	Sym- bol	Pin name	Min	Тур	Max	Unit	Remarks
Source clock*1 (Clock before setting	<b>t</b> sclk		61.5	_	2000	ns	When using Main clock Min: FcH = 8.125 MHz, PLL multiplied by 2 Max: FcH = 1 MHz, divided by 2
division)	ISCLK		7.6	_	61.0	μs	When using Sub clock Min : $F_{CL} = 32$ kHz, PLL multiplied by 4 Max : $F_{CL} = 32$ kHz, divided by 2
	Fsp	_	0.5	_	16.25	MHz	When using Main clock
Source clock frequency	F <sub>SPL</sub>		16.38 4	_	131.072	kHz	When using Sub clock
Machine clock*2 (Minimum instruction	tmclk		100	_	32000	ns	When using Main clock Min: F <sub>SP</sub> = 16.25 MHz, no division Max: F <sub>SP</sub> = 0.5 MHz, divided by 16
execution time)	IMCLK		7.6	_	976.5	μs	When using Sub clock Min: F <sub>SPL</sub> = 131 kHz, no division Max: F <sub>SPL</sub> = 16 kHz, divided by 16
Machine clock	F <sub>MP</sub>		0.031		16.250	MHz	When using Main clock
frequency	F <sub>MPL</sub>		1.024	—	131.072	kHz	When using Sub clock


<sup>\*1:</sup> Clock before setting division due to machine clock division ratio selection bit (SYCC: DIV1 and DIV0). This source clock is divided by the machine clock division ratio selection bit (SYCC: DIV1 and DIV0), and it becomes the machine clock. Further, the source clock can be selected as follow.


- Main clock divided by 2
- PLL multiplication of main clock (select from 1, 2, 2.5 4 multiplication)
- Sub clock divided by 2
- PLL multiplication of sub clock (select from 2, 3, 4 multiplication)
- \*2: Operation clock of the microcontroller. Machine clock can be selected as follow.
  - Source clock (no division)
  - Source clock divided by 4
  - Source clock divided by 8
  - Source clock divided by 16












### (3) External Reset

$$(Vcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C} \text{ to } +85 \,^{\circ}\text{C})$$

Parameter	Symbol	Value			Remarks
Farameter	Min Max		Unit	Hemarks	
RST "L" level pulse width	<b>t</b> RSTL	2 tмськ*1	_	ns	At normal operating
		Oscillation time of oscillator*2 + 2 tmcLK*1	_	ns	At stop mode, sub clock mode, sub sleep mode, and watch mode

- \*1: Refer to "(2) Source Clock/Machine Clock" for tmclk.
- $^*2$ : Oscillation time of oscillator is the time that the amplitude reaches 90 %. In the crystal oscillator, the oscillation time is between several ms and tens of ms. In ceramic oscillators, the oscillation time is between hundreds of  $\mu$ s and several ms. In the external clock, the oscillation time is 0 ms.




### (4) Power-on Reset


$$(AVss = Vss = 0.0 \text{ V}, T_A = -40 \,^{\circ}\text{C to} + 85 \,^{\circ}\text{C})$$

Parameter	Symbol	Conditions	Va	lue	Unit	Remarks
	Syllibol	Conditions	Min	Max	Oilit	nemarks
Power supply rising time	t⊓	_	_	36	ms	
Power supply cutoff time	toff	_	1		ms	Waiting time until power-on

Note: The power supply must be turned on within the selected oscillation stabilization time.



Note: Sudden change of power supply voltage may activate the power-on reset function. When changing power supply voltages during operation, set the slope of rising within 20 mV/ms as shown below.




### (5) Peripheral Input Timing

(Vcc = 3.3 V, AVss = Vss = 0.0 V,  $T_A = -40 \,^{\circ}\text{C}$  to  $+85 \,^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Va	Unit		
Parameter	Symbol	riii iiailie	Min	Max	Oille	
Peripheral input "H" pulse width	tıшн	INT00 to INT07, EC0, EC1,	2 tmclk*	_	ns	
Peripheral input "L" pulse width	tıнıı	TRG0/ADTG	2 tmclk*	_	ns	

<sup>\*:</sup> Refer to "(2) Source Clock/Machine Clock" for tmclk.




### (6) UART/SIO, Serial I/O Timing

(Vcc = 3.3 V, AVss = Vss = 0.0 V,  $T_A = -40 \,^{\circ}\text{C}$  to  $+85 \,^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Val	lue	Unit
raidilletei	Symbol	riii iiaiiie	Conditions	Min	Max	Oilit
Serial clock cycle time	tscyc	UCK0		<b>4 t</b> мськ*	_	ns
$UCK \downarrow \to UO$ time	tsLov	UCK0, UO0	Internal clock operation output pin :	- 190	+ 190	ns
Valid UI → UCK ↑	tıvsн	UCK0, UI0	C <sub>L</sub> = 80 pF + 1 TTL.	2 <b>t</b> мськ*	_	ns
$UCK \uparrow \to valid \; UI \; hold \; time$	tsніх	UCK0, UI0		2 <b>t</b> мськ*	_	ns
Serial clock "H" pulse width	<b>t</b> shsl	UCK0		<b>4 t</b> мськ*	_	ns
Serial clock "L" pulse width	<b>t</b> slsh	UCK0	External clock	<b>4 t</b> мськ*	_	ns
$UCK \downarrow \to UO$ time	tslov	UCK0, UO0	operation output pin :	_	190	ns
Valid UI → UCK ↑	tıvsн	UCK0, UI0	C <sub>L</sub> = 80 pF + 1 TTL.	2 <b>t</b> мськ*	_	ns
$UCK \uparrow \to valid \; UI \; hold \; time$	tsнıx	UCK0, UI0		2 <b>t</b> мськ*		ns

<sup>\*:</sup> Refer to "(2) Source Clock/Machine Clock" for tmclk.



### (7) LIN-UART Timing

Sampling at the rising edge of sampling clock\*1 and prohibited serial clock delay\*2 (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 0)


 $(Vcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to } + 85 \,^{\circ}\text{C})$ 

Parameter	Sym-	Pin name	Conditions	Va	lue	Unit
raiailletei	bol	Fill Hallie	Conditions	Min	Max	Ollit
Serial clock cycle time	tscyc	SCK		<b>5 t</b> мськ* <sup>3</sup>		ns
SCK ↑→ SOT delay time	tslovi	SCK, SOT	Internal clock	<b>- 95</b>	+ 95	ns
Valid SIN→SCK↑	tıvsнı	SCK, SIN	operation output pin : C <sub>L</sub> = 80 pF + 1 TTL	tmcLK*3 + 190		ns
$SCK \uparrow \rightarrow valid SIN hold time$	tsнıxı	SCK, SIN		0		ns
Serial clock "L" pulse width	tslsh	SCK		3 tмськ*3 — tr		ns
Serial clock "H" pulse width	tshsl	SCK		tмськ*3 + 95	_	ns
SCK ↓→SOT delay time	tslove	SCK, SOT	External clock	_	2 tмськ*3 + 95	ns
Valid SIN→SCK↑	tivshe	SCK, SIN	operation output pin:	190		ns
$SCK \uparrow \rightarrow valid SIN hold time$	<b>t</b> shixe	SCK, SIN	C <sub>L</sub> = 80 pF + 1 TTL	tмськ*3 + 95		ns
SCK fall time	t⊧	SCK		_	10	ns
SCK rise time	<b>t</b> R	SCK			10	ns

<sup>\*1 :</sup> Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

<sup>\*2 :</sup> Serial clock delay function is used to delay half clock for the output signal of serial clock.

<sup>\*3:</sup> Refer to "(2) Source Clock/Machine Clock" for tmclk.



Sampling at the falling edge of sampling clock\*1 and prohibited serial clock delay\*2 (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 0)


 $(Vcc = 3.3 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$ 

Parameter	Sym-	Pin name	Conditions	Va	lue	Unit	
Parameter	bol	Pili Ilaille	Conditions	Min	Max		
Serial clock cycle time	tscyc	SCK		<b>5 t</b> мськ* <sup>3</sup>	_	ns	
SCK <sup>↑</sup> → SOT delay time	<b>t</b> shovi	SCK, SOT	Internal clock operation output pin :	<b>- 95</b>	+ 95	ns	
Valid SIN→SCK↓	tıvslı	SCK, SIN	C <sub>L</sub> = 80 pF + 1 TTL	tmcLK*3 + 190		ns	
$SCK\downarrow \rightarrow valid SIN hold time$	<b>t</b> slixi	SCK, SIN	·	0		ns	
Serial clock "H" pulse width	<b>t</b> shsl	SCK		3 tмськ*3 — tв		ns	
Serial clock "L" pulse width	<b>t</b> slsh	SCK		tmclk*3 + 95		ns	
SCK <sup>↑</sup> →SOT delay time	<b>t</b> shove	SCK, SOT	External clock	_	2 tmclk*3 + 95	ns	
Valid SIN→SCK↓	tivsle	SCK, SIN	operation output pin :	190		ns	
$SCK \downarrow \rightarrow valid SIN hold time$	tslixe	SCK, SIN	C <sub>L</sub> = 80 pF + 1 TTL	tmclk*3 + 95		ns	
SCK fall time	t⊧	SCK		_	10	ns	
SCK rise time	t⊓	SCK		_	10	ns	

<sup>\*1 :</sup> Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

<sup>\*2 :</sup> Serial clock delay function is used to delay half clock for the output signal of serial clock.

<sup>\*3:</sup> Refer to "(2) Source Clock/Machine Clock" for tmclk.




# Sampling at the rising edge of sampling $clock^{*1}$ and enabled serial clock delay\*<sup>2</sup> (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 1)

$$(Vcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ Ta} = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C})$$

Parameter	Sym-	Pin name	Conditions	Valu	Unit	
Parameter	bol	Pili liaille	Conditions	Min	Max	Ollit
Serial clock cycle time	tscyc	SCK		5 tмськ* <sup>3</sup>	_	ns
$SCK \uparrow \rightarrow SOT$ delay time	tshovi	SCK, SOT	Internal clock	<b>- 95</b>	+ 95	ns
Valid SIN→SCK↓	tıvslı	SCK, SIN	operation output pin :	tмськ*3 + 190		ns
$SCK \downarrow \rightarrow valid SIN hold time$	<b>t</b> slixi	SCK, SIN	C <sub>L</sub> = 80 pF + 1 TTL	0	_	ns
SOT→SCK↓ delay time	tsovu	SCK, SOT		_	4 tmclk*3	ns

- \*1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.
- \*2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.
- \*3: Refer to "(2) Source Clock/Machine Clock" for tmclk.




# Sampling at the falling edge of sampling clock\*1 and enabled serial clock delay\*2 (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 1)

 $(Vcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ Ta} = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C})$ 

Parameter	Sym-	Pin name	Conditions	Valu	Unit	
Farameter	bol	Fill Hallie	Conditions	Min	Max	Oilit
Serial clock cycle time	tscyc	SCK		<b>5 t</b> мськ* <sup>3</sup>	_	ns
SCK↓→SOT hold time	tsLovi	SCK, SOT	Internal clock	<b>– 95</b>	+ 95	ns
Valid SIN→SCK↑	tıvsнı	SCK, SIN	operating output pin :	tмськ*3 + 190	_	ns
$SCK \uparrow \rightarrow valid SIN hold time$	tshixi	SCK, SIN	C <sub>L</sub> = 80 pF + 1 TTL	0		ns
SOT→SCK <sup>↑</sup> delay time	tsovнı	SCK, SOT			4 tmcLK*3	ns

- \*1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.
- \*2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.
- \*3: Refer to "(2) Source Clock/Machine Clock" for tmclk.




### (8) I<sup>2</sup>C Timing

(Vcc = 3.3 V, AVss = Vss = 0.0 V, 
$$T_A = -40 \, ^{\circ}\text{C}$$
 to  $+85 \, ^{\circ}\text{C}$ )

					Va	lue		
Parameter	Symbol	Pin name	Conditions	Standard- mode		Fast-mode		Unit
				Min	Max	Min	Max	
SCL clock frequency	fscL	SCL0		0	100	0	400	kHz
(Repeat) Start condition hold time SDA $\downarrow \to$ SCL $\downarrow$	thd;sta	SCL0 SDA0		4.0	_	0.6	_	μs
SCL clock "L" width	tLOW	SCL0		4.7	_	1.3	_	μs
SCL clock "H" width	tніgн	SCL0		4.0	_	0.6	_	μs
(Repeat) Start condition setup time SCL $\uparrow \rightarrow$ SDA $\downarrow$	tsu;sta	SCL0 SDA0	$R = 1.7 k\Omega$	4.7	_	0.6	_	μs
Data hold time SCL $\downarrow$ $\rightarrow$ SDA $\downarrow$ $\uparrow$	thd;dat	SCL0 SDA0	$C = 50 \text{ pF}^{*1}$	0	3.45*2	0	0.9*3	μs
Data setup time SDA $\downarrow\uparrow\to$ SCL $\uparrow$	tsu;dat	SCL0 SDA0		0.25	_	0.1	_	μs
Stop condition setup time SCL $\uparrow \rightarrow$ SDA $\uparrow$	<b>t</b> su;sто	SCL0 SDA0		4		0.6		μs
Bus free time between stop condition and start condition	<b>t</b> BUF	SCL0 SDA0		4.7		1.3		μs

- \*1: R, C: Pull-up resistor and load capacitor of the SCL and SDA lines.
- \*2: The maximum thd; DAT have only to be met if the device dose not stretch the "L" width (tLow) of the SCL signal.
- \*3 : A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, but the requirement  $t_{SU;DAT} \ge 250$  ns must then be met.



(Vcc = 3.3 V, AVss = Vss = 0.0 V, T\_A = -40  $^{\circ}C$  to  $\,+$  85  $^{\circ}C)$ 

	Sym-	Pin		Valu	ıe*²								
Parameter	bol	name	Condition	Min	Max	Unit	Remarks						
SCL clock "L" width	tLOW	SCL0		(2 + nm / 2) tmclk - 20	_	ns	Master mode						
SCL clock "H" width	tніgн	SCL0								(nm / 2) t <sub>MCLK</sub> - 20	(nm / 2 ) tmcLK + 20	ns	Master mode
Start condition hold time	thd;sta	SCL0 SDA0		(-1 + nm / 2) tмсLк - 20	(-1 + nm) tmclk + 20	ns	Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the minimum value is applied.						
Stop condition setup time	<b>t</b> su;sto	SCL0 SDA0		(1 + nm / 2) tmcLK - 20	(1 + nm / 2) t <sub>MCLK</sub> + 20	ns	Master mode						
Start condition setup time	<b>t</b> su;sta	SCL0 SDA0		(1 + nm / 2) tmcLK - 20	(1 + nm / 2) t <sub>MCLK</sub> + 20	ns	Master mode						
Bus free time between stop condition and start condition	<b>t</b> BUF	SCL0 SDA0		(2 nm + 4) tmcLK - 20		ns							
Data hold time	<b>t</b> hd;dat	SCL0 SDA0		3 tмськ — 20		ns	Master mode						
Data setup time	tsu;dat	SCL0 SDA0	$\begin{split} R &= 1.7 \text{ k}\Omega, \\ C &= 50 \text{ pF}^{*1} \end{split}$	(-2 + nm / 2) tмсLк - 20	(-1 + nm / 2) tmclk + 20	ns	Master mode When assuming that "L" of SCL is not extended, the minimum value is applied to first bit of continuous data. Otherwise, the maximum value is applied.						
Setup time between clearing interrupt and SCL rising	tsu;int	SCL0		(nm / 2) t <sub>MCLK</sub> — 20	(1 + nm / 2) tmcLK + 20	ns	Minimum value is applied to interrupt at 9th SCL↓. Maximum value is applied to interrupt at 8th SCL↓.						
SCL clock "L" width	tLOW	SCL0		4 tmclk - 20		ns	At reception						
SCL clock "H" width	<b>t</b> HIGH	SCL0		4 tмсLк — 20	<u> </u>	ns	At reception						
Start condition detection	<b>t</b> hd;sta	SCL0 SDA0		2 tmclk - 20	_	ns	Undetected when 1 tmclk is used at reception						
Stop condition detection	<b>t</b> su;sто	SCL0 SDA0		2 tmcLK - 20	1	ns	Undetected when 1 tmclk is used at reception						
Restart condition detection condition	<b>t</b> su;sta	SCL0 SDA0		2 tмськ — 20		ns	Undetected when 1 tmclk is used at reception						
Bus free time	<b>t</b> BUF	SCL0 SDA0		2 tмськ — 20	_	ns	At reception						
Data hold time	thd;dat	SCL0 SDA0		2 tмськ — 20	_	ns	At slave transmission mode						
Data setup time	<b>t</b> su;dat	SCL0 SDA0		tLow - 3 tMCLK - 20	_	ns	At slave transmission mode						

(Continued)

#### (Continued)

Parameter	Sym-	Pin	Condition	Value* <sup>2</sup>			Remarks	
Farameter	bol	name	Condition	Min	Max	Unit	Hemarks	
Data hold time	thd;dat	SCL0 SDA0		0	_	ns	At reception	
Data setup time	tsu;dat	SCL0 SDA0	$R = 1.7 kΩ$ , $C = 50 pF^{*1}$	tмськ — 20	_	ns	At reception	
SDA↓→SCL↑ (at wake-up function)	twakeup	SCL0 SDA0		Oscillation stabilization wait time + 2 tmclk - 20		ns		

- \*1 : R, C : Pull-up resistor and load capacitor of the SCL and SDA lines.
- \*2: Refer to "(2) Source Clock/Machine Clock" for tmclk.
  - m is CS4 bit and CS3 bit (bit 4 and bit 3) of clock control register (ICCR) .
  - n is CS2 bit to CS0 bit (bit 2 to bit 0) of clock control register (ICCR) .
  - Actual timing of I<sup>2</sup>C is determined by m and n values set by the machine clock (tmclk) and CS4 to CS0 of ICCR0 register.
  - Standard-mode:

m and n can be set at the range :  $0.9~MHz < t_{MCLK}$  (machine clock) < 10~MHz. Setting of m and n limits the machine clock that can be used below.

• Fast-mode :

m and n can be set at the range :  $3.3 \text{ MHz} < t_{\text{MCLK}}$  (machine clock) < 10 MHz. Setting of m and n limits the machine clock that can be used below.

 $\begin{array}{lll} (m,\,n) \,=\, (1,\,8) & : 3.3 \text{ MHz} < t_{\text{MCLK}} \leq 4 \text{ MHz} \\ (m,\,n) \,=\, (1,\,22) \;,\;\; (5,\,4) \;: 3.3 \text{ MHz} < t_{\text{MCLK}} \leq 8 \text{ MHz} \\ (m,\,n) \,=\, (6,\,4) & : 3.3 \text{ MHz} < t_{\text{MCLK}} \leq 10 \text{ MHz} \end{array}$ 

#### 5. A/D Converter

## (1) A/D Converter Electrical Characteristics


(AVcc = Vcc = 1.8 V to 3.3 V [Flash memory product], AVcc = Vcc = 1.8 V to 3.6 V [MASK ROM product], AVss = Vss = 0.0 V, TA = V + 40 °C to V + 85 °C)


	Sym-	Value				,
Parameter	bol	Min Typ		Max	Unit	Remarks
Resolution				10	bit	
Total error		- 3.0	_	+ 3.0	LSB	
Linearity error	_	- 2.5	_	+ 2.5	LSB	
Differential linear error		- 1.9	_	+ 1.9	LSB	
Zero transition voltage	Vот	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	٧	Flash memory product : 2.7 V $\leq$ AVcc $\leq$ 3.3 V MASK ROM product : 2.7 V $\leq$ AVcc $\leq$ 3.6 V
		AVss – 0.5 LSB	AVss + 1.5 LSB	AVss + 3.5 LSB	V	1.8 V ≤ AVcc < 2.7 V
Full-scale transition voltage	V <sub>FST</sub>	AVcc – 3.5 LSB	AVcc – 1.5 LSB	AVcc + 0.5 LSB	V	Flash memory product : 2.7 V ≤ AVcc ≤ 3.3 V MASK ROM product : 2.7 V ≤ AVcc ≤ 3.6 V
		AVcc – 2.5 LSB	AVcc – 0.5 LSB	AVcc + 1.5 LSB	٧	1.8 V ≤ AVcc < 2.7 V
Compare time	_	1.3	_	140	μs	Flash memory product : 2.7 V ≤ AVcc ≤ 3.3 V MASK ROM product : 2.7 V ≤ AVcc ≤ 3.6 V
		20	_	140	μs	1.8 V ≤ AVcc < 2.7 V
Sampling time	_	0.4	_	8	μs	Flash memory product : $2.7 \text{ V} \le \text{AVcc} \le 3.3 \text{ V}$ MASK ROM product : $2.7 \text{ V} \le \text{AVcc} \le 3.6 \text{ V}$ external impedance < at 1.8 k $\Omega$
		30	_	8	μs	$1.8 \text{ V} \leq \text{AVcc} < 2.7 \text{ V}$ external impedance < at 14.8 k $\Omega$
Analog input current	lain	-0.3	_	+ 0.3	μΑ	
Analog input voltage	VAIN	AVss	_	AVcc	٧	
Reference voltage	_	AVss + 1.8		AVcc	٧	AVcc pin
Reference voltage	lπ		400	600	μΑ	AVcc pin, During A/D operation
supply current	Iвн	_	_	5	μΑ	AVcc pin, at stop mode

#### (2) Notes on Using A/D Converter

### About the external impedance of analog input and its sampling time

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the resistor value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also, if the sampling time cannot be sufficient, connect a capacitor of about 0.1  $\mu$ F to the analog input pin.





#### About errors

As IAVcc – AVssl becomes smaller, values of relative errors grow larger.

#### (3) Definition of A/D Converter Terms

Resolution

The level of analog variation that can be distinguished by the A/D converter.

When the number of bits is 10, analog voltage can be divided into  $2^{10} = 1024$ .

• Linearity error (unit : LSB)


The deviation between the value along a straight line connecting the zero transition point ("00 0000 0000"  $\leftarrow$   $\rightarrow$  "00 0000 0001") of a device and the full-scale transition point ("11 1111 1111"  $\leftarrow$   $\rightarrow$  "11 1111 1110") compared with the actual conversion values obtained.

• Differential linear error (Unit : LSB)


Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

Total error (unit: LSB)

Difference between actual and theoretical values, caused by a zero transition error, full-scale transition error, linearity error, quantum error, and noise.



(Continued)



## 6. Flash Memory Program/Erase Characteristics

Parameter	Value			Unit	Remarks	
Parameter	Min	Тур	Max	Ullit	nemarks	
Sector erase time (4 Kbytes sector)	_	0.2*1	3.0*2	s	Excludes 00 <sub>H</sub> programming prior erasure	
Sector erase time (16 Kbytes sector)		0.5*1	12.0*2	s	Excludes 00 <sup> H</sup> programming prior erasure	
Byte programming time	_	32	3600	μs	Excludes system-level overhead	
Erase/program cycle	10000	_	_	cycle		
Power supply voltage at erase/program	2.7	_	3.3	V		
Flash data retention time	20*3	_	_	year	Average T <sub>A</sub> = +85 °C	

<sup>\*1 :</sup>  $T_A = +25 \, {}^{\circ}C$ ,  $Vcc = 3.0 \, V$ , 10000 cycles

<sup>\*2 :</sup>  $T_A = +85$  °C, Vcc = 2.7 V, 10000 cycles

 $<sup>^*3</sup>$ : This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at +85  $^\circ$ C) .

## **■ MASK OPTIONS**


	Part number	MB95116B	MB95F118BS	MB95F118BW	MB95FV100D-101
No	Specifying procedure	Specify when ordering MASK	Setting disabled	Setting disabled	Setting disabled
1	Clock mode select Single-system clock mode Dual-system clock mode	Selectable	Single-system clock mode	Dual-system clock mode	Changing by the switch on MCU board
2	Low voltage detection reset*  • With low voltage detection reset  • Without low voltage detection reset	No	No	No	No
3	Selection of oscillation stabilization wait time • Selectable the initial value of main clock oscillation stabilization wait time	Selectable 1: $(2^2-2)$ /Fch 2: $(2^{12}-2)$ /Fch 3: $(2^{13}-2)$ /Fch 4: $(2^{14}-2)$ /Fch	Fixed to oscillation stabilization wait time of (2 <sup>14</sup> -2) /F <sub>CH</sub>	Fixed to oscillation stabilization wait time of (2 <sup>14</sup> -2) /F <sub>CH</sub>	Fixed to oscillation stabilization wait time of (2 <sup>14</sup> -2) /F <sub>CH</sub>


<sup>\*:</sup> Low voltage detection reset is options of 5-V products.

## **■ ORDERING INFORMATION**

Part number	Package
MB95116BPV2 MB95F118BSPV2 MB95F118BWPV2	48-pin plastic BCC (LCC-48P-M09)
MB95116BPMT MB95F118BSPMT MB95F118BWPMT	48-pin plastic LQFP (FPT-48P-M26)
MB95116BPMC MB95F118BSPMC MB95F118BWPMC	52-pin plastic LQFP (FPT-52P-M01)
MB2146-301A (MB95FV100D-101PBT)	MCU board (224-pin plastic PFBGA (BGA-224P-M08)


#### **■ PACKAGE DIMENSIONS**






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

(Continued)







Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

(Continued)

#### (Continued)





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

# **FUJITSU LIMITED**

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business Promotion Dept.