



Dual Enhancement Mode Field Effect Transistor (N and P Channel)

FEATURES

5

- 20V, 6.5A, $R_{DS(ON)} = 30m\Omega$ @ $V_{GS} = 4.5V$.
 $R_{DS(ON)} = 43m\Omega$ @ $V_{GS} = 2.5V$.
- -20V, -4.8A, $R_{DS(ON)} = 55m\Omega$ @ $V_{GS} = -4.5V$.
 $R_{DS(ON)} = 90m\Omega$ @ $V_{GS} = -2.5V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Lead free product is acquired.
- Surface mount Package.

ABSOLUTE MAXIMUM RATINGS $T_A = 25^\circ C$ unless otherwise noted

Parameter	Symbol	N-Channel	P-Channel	Units
Drain-Source Voltage	V_{DS}	20	-20	V
Gate-Source Voltage	V_{GS}	± 12	± 12	V
Drain Current-Continuous	I_D	6.5	-4.8	A
Drain Current-Pulsed ^a	I_{DM}	20	-20	A
Maximum Power Dissipation	P_D	2.0		W
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 150		°C

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient ^b	$R_{\theta JA}$	62.5	°C/W



CEM2939

N-Channel Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_{\text{D}} = 250\mu\text{A}$	20			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 16\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 12\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -12\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics^c						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{GS}} = V_{\text{DS}}, I_{\text{D}} = 250\mu\text{A}$	0.55		1.5	V
Static Drain-Source On-Resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}} = 4.5\text{V}, I_{\text{D}} = 6.5\text{A}$		25	30	$\text{m}\Omega$
		$V_{\text{GS}} = 2.5\text{V}, I_{\text{D}} = 5.4\text{A}$		35	43	$\text{m}\Omega$
Dynamic Characteristics^d						
Forward Transconductance	g_{FS}	$V_{\text{DS}} = 5\text{V}, I_{\text{D}} = 6.5\text{A}$		17		S
Input Capacitance	C_{iss}	$V_{\text{DS}} = 8\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		910		pF
Output Capacitance	C_{oss}			230		pF
Reverse Transfer Capacitance	C_{rss}			163		pF
Switching Characteristics^d						
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = 15\text{V}, I_{\text{D}} = 1\text{A}, V_{\text{GS}} = 4.5\text{V}, R_{\text{GEN}} = 6\Omega$		14	30	ns
Turn-On Rise Time	t_r			10	20	ns
Turn-Off Delay Time	$t_{\text{d(off)}}$			34	70	ns
Turn-Off Fall Time	t_f			11	20	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 10\text{V}, I_{\text{D}} = 6.5\text{A}, V_{\text{GS}} = 4.5\text{V}$		10	13	nC
Gate-Source Charge	Q_{gs}			1.4		nC
Gate-Drain Charge	Q_{gd}			3.2		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current ^b	I_s				6.5	A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_s = 1.3\text{A}$			1.2	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.□
- b.Surface Mounted on FR4 Board, t ≤ 10 sec.□
- c.Pulse Test : Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.□
- d.Guaranteed by design, not subject to production testing.□









CEM2939







P-Channel Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted





Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-20			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = -16\text{V}, V_{\text{GS}} = 0\text{V}$			-1	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 12\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -12\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
On Characteristics^c						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = -250\mu\text{A}$	-0.55		-1.5	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = -4.5\text{V}, I_D = -3.2\text{A}$		43	55	$\text{m}\Omega$
		$V_{\text{GS}} = -2.5\text{V}, I_D = -1.0\text{A}$		64	90	$\text{m}\Omega$
Dynamic Characteristics^d						
Forward Transconductance	g_{FS}	$V_{\text{DS}} = -5\text{V}, I_D = -5.5\text{A}$		10		S
Input Capacitance	C_{iss}	$V_{\text{DS}} = -10\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1155		pF
Output Capacitance	C_{oss}			205		pF
Reverse Transfer Capacitance	C_{rss}			120		pF
Switching Characteristics^d						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = -10\text{V}, I_D = -4\text{A}, V_{\text{GS}} = -4.5\text{V}, R_{\text{GEN}} = 3\Omega$		13.4	26.8	ns
Turn-On Rise Time	t_r			8.4	16.8	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			73.4	146.8	ns
Turn-Off Fall Time	t_f			34.4	68.8	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = -10\text{V}, I_D = -4\text{A}, V_{\text{GS}} = -4.5\text{V}$		9.8	13	nC
Gate-Source Charge	Q_{gs}			1.2		nC
Gate-Drain Charge	Q_{gd}			2.7		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current ^b	I_S				-4.8	A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = -2.0\text{A}$			-1.2	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.□
- b.Surface Mounted on FR4 Board, t ≤ 10 sec.□
- c.Pulse Test : Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.□
- d.Guaranteed by design, not subject to production testing.□

N-CHANNEL**Figure 1. Output Characteristics****Figure 2. Transfer Characteristics****Figure 3. Capacitance****Figure 4. On-Resistance Variation with Temperature****Figure 5. Gate Threshold Variation with Temperature****Figure 6. Body Diode Forward Voltage Variation with Source Current**

P-CHANNEL

Figure 7. Output Characteristics

Figure 8. Transfer Characteristics

Figure 9. Capacitance

Figure 10. On-Resistance Variation with Temperature

Figure 11. Gate Threshold Variation with Temperature

Figure 12. Body Diode Forward Voltage Variation with Source Current

N-CHANNEL**Figure 13. Gate Charge****P-CHANNEL****Figure 15. Gate Charge****Figure 14. Maximum Safe Operating Area****Figure 16. Maximum Safe Operating Area**




Figure 17. Switching Test Circuit




Figure 18. Switching Waveforms




Figure 19. Normalized Thermal Transient Impedance Curve