HYUNDAI MICRO ELECTRONICS 8-BIT SINGLE-CHIP MICROCONTROLLERS

GMS81508B GMS81516B GMS81524B

User's Manual (Ver. 1.04)



Version 1.04

Published by MCU Application Team

©1999 HYUNDAI Micro Electronics All right reserved.

Additional information of this manual may be served by HYUNDAI Micro Electronics offices in Korea or Distributors and Representatives listed at address directory.

HYUNDAI Micro Electronics reserves the right to make changes to any information here in at any time without notice.

The information, diagrams and other data in this manual are correct and reliable; however, HYUNDAI Micro Electronics is in no way responsible for any violations of patents or other rights of the third party generated by the use of this manual.

Table of Contents

1. OVERVIEW1 Description	Transmission/Receiving Timing The Serial I/O operation by SRDY pin The method of Serial I/O	50
Development Tools2	The Method to Test Correct Transmission	
Ordering Information2	14. PWM OUTPUT	52
2. BLOCK DIAGRAM3	15. BUZZER FUNCTION	55
3. PIN ASSIGNMENT4	16. INTERRUPTS	57
4. PACKAGE DIAGRAM6	Interrupt Sequence	
5. PIN FUNCTION8	BRK Interrupt	
6. PORT STRUCTURES10	Multi Interrupt External Interrupt	
7. ELECTRICAL CHARACTERISTICS12	17. WATCHDOG TIMER	
Absolute Maximum Ratings	18. POWER DOWN OPERATION STOP Mode	66
DC Electrical Characteristics13 AC Characteristics14	19. OSCILLATOR CIRCUIT	
Serial Interface Timing Characteristics15 Typical Characteristic Curves16	20. RESET	
8. MEMORY ORGANIZATION18	External Reset Input	
Registers18	21. POWER FAIL PROCESSOR	
Program Memory21	22. OTP PROGRAMMING	
Data Memory24 Addressing Mode27	How to Program	
9. I/O PORTS31	Pin Function	
	Programming Specification	
10. BASIC INTERVAL TIMER34	A. CONTROL REGISTER LIST	i
11. TIMER/EVENT COUNTER36 8-bit Timer / Counter Mode38	B. SOFTWARE EXAMPLE7-segment LED display	
16-bit Timer / Counter Mode	C. INSTRUCTION	viii
12. ANALOG DIGITAL CONVERTER46	Instruction MapInstruction Set	
13. SERIAL COMMUNICATION48	D. MASK ORDER SHEET	

GMS81508B/16B/24B

CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER WITH A/D CONVERTER

1. OVERVIEW

1.1 Description

The GMS81508B/16B/24B are advanced CMOS 8-bit microcontrollers with 8K/16K/24K bytes of ROM. The device is one of GMS800 family. This device using the GMS800 family CPU includes several peripheral functions such as Timer, A/D converter, Programmable buzzer driver, Serial I/O communication, Pulse Width Modulation function, etc. The RAM, ROM, and I/O are placed on the same memory map in addition to simple instruction set.

The GMS815xxB is functionally 100% compatible with earier GMS81508/16 or GMS81508A/16A, however better characteristics have such as strong EMS, wide operating voltage, temperature, frequency and fast programming time for the OTP.

Device name	ROM Size	ROM Size RAM Size		Package
GMS81508B	8K bytes	448 bytes	GMS81516BT	
GMS81516B	16K bytes	448 bytes	GMS81516BT	64SDIP,64MQFP, 64LQFP
GMS81524B	24K bytes	448 bytes	GMS81524BT	OTEMIT

1.2 Features

- 8K/16K/24K Bytes On-chip Program Memory
- 448 Bytes of On-chip Data RAM (Included stack memory)
- Minimum Instruction Execution Time 0.5μs at 8MHz
- One 8-bit Basic Interval Timer
- Four 8-bit Timer/Event counter or Two 16-bit Timer/Event counter
- One 6-bit Watchdog timer
- Eight channel 8-bit A/D converter
- Two channel 8-bit PWM
- One 8-bit Serial Communication Interface
- Four External Interrupt input ports
- Buzzer Driving port
 - 500Hz ~ 250kHz@8MHz

- 52 I/O Ports, 4 Input Ports
- Twelve Interrupt sources
 - Basic Interval Timer: 1
 - External input: 4
 - Timer/Event counter: 4
 - ADC: 1
 - Serial Interface: 1
 - WDT: 1
- Built in Noise Immunity Circuit
 - Noise filter
 - Power fail processor
- Power Down Mode
 - STOP mode
- 2.2V to 5.5V Wide Operating Range
- 1~10MHz Wide Operating Frequency
- 64SDIP, 64MQFP, 64LQFP package types
- Available 16K, 24K bytes OTP version

1.3 Development Tools

The GMS815xxB are supported by a full-featured macro assembler, an in-circuit emulator CHOICE-Jr. TM and OTP programmers. There are third different type programmers such as emulator add-on board type, single type, gang type. For mode detail, Refer to "22. OTP PROGRAM-MING" on page 73. Macro assembler operates under the MS-Windows $95/98^{TM}$.


Please contact sales part of Hyundai MicroElectronics.




1.4 Ordering Information


	Device name	ROM Size	RAM size	Package
	GMS81508B K	8K bytes	448 bytes	64SDIP
	GMS81508B Q	8K bytes	448 bytes	64MQFP
	GMS81508B LQ	8K bytes	448 bytes	64LQFP
	GMS81516B K	16K bytes	448 bytes	64SDIP
Mask version	GMS81516B Q	16K bytes	448 bytes	64MQFP
	GMS81516B LQ	16K bytes	448 bytes	64LQFP
	GMS81524B K	24K bytes	448 bytes	64SDIP
	GMS81524B Q	24K bytes	448 bytes	64MQFP
	GMS81524B LQ	24K bytes	448 bytes	64LQFP
	GMS81516BT K	16K bytes OTP	448 bytes	64SDIP
	GMS81516BT Q	16K bytes OTP	448 bytes	64MQFP
OTD wareless	GMS81516BT LQ	16K bytes OTP	448 bytes	64LQFP
OTP version	GMS81524BT K	24K bytes OTP	448 bytes	64SDIP
	GMS81524BT Q	24K bytes OTP	448 bytes	64MQFP
	GMS81524BT LQ	24K bytes OTP	448 bytes	64LQFP


2. BLOCK DIAGRAM




3. PIN ASSIGNMENT








4. PACKAGE DIAGRAM





5. PIN FUNCTION

V_{DD}: Supply voltage.

V_{SS}: Circuit ground.

TEST: Used for Test Mode. For normal operation, it should be connected to V_{DD}.

RESET: Reset the MCU.

 X_{IN} : Input to the inverting oscillator amplifier and input to the internal main clock operating circuit.

X_{OUT}: Output from the inverting oscillator amplifier.

R00~R07: R0 is an 8-bit CMOS bidirectional I/O port. R0 pins 1 or 0 written to the Port Direction Register can be used as outputs or inputs.

R10~R17: R1 is an 8-bit CMOS bidirectional I/O port. R1 pins 1 or 0 written to the Port Direction Register can be used as outputs or inputs.

R20~R27: R2 is an 8-bit CMOS bidirectional I/O port. R2 pins 1 or 0 written to the Port Direction Register can be used as outputs or inputs.

R30~R37: R3 is an 8-bit CMOS bidirectional I/O port. R3 pins 1 or 0 written to the Port Direction Register can be used as outputs or inputs.

R40~R47: R4 is an 8-bit CMOS bidirectional I/O port. R4 pins 1 or 0 written to the Port Direction Register can be used as outputs or inputs.

In addition, R4 serves the functions of the various following special features.

Port pin	Alternate function
R40	INT0 (External interrupt 0)
R41	INT1 (External interrupt 1)
R42	INT2 (External interrupt 2)
R43	INT3 (External interrupt 3)
R44	EC0 (Event counter input 0)
R45	EC2 (Event counter input 2)
R46	T1O (Timer/Counter 1 output)
R47	T3O (Timer/Counter 3 output)

R50~R57: R5 is an 8-bit CMOS bidirectional I/O port. R5 pins 1 or 0 written to the Port Direction Register can be

used as outputs or inputs.

In addition, R5 serves the functions of the various following special features.

Port pin	Alternate function
R50	SIN (Serial data input)
R51	SOUT (Serial data output)
R52	SCLK (Serial clock)
R53	SRDY (Serial ready)
R54	WDTO (Watchdog Timer output)
R55	BUZ (Buzzer driver output)
R56	PWM0 (PWM output 0)
R57	PWM1 (PWM output 1)

R60~R67: R6 is an 8-bit CMOS bidirectional I/O port. R6 pins 1 or 0 written to the Port Direction Register can be used as outputs or inputs.

In addition, R6 is shared with the ADC input.

Port pin	Alternate function	
R60	AN0 (Analog Input 0)	
R61	AN1 (Analog Input 1)	
R62	AN2 (Analog Input 2)	
R63	AN3 (Analog Input 3)	
R64	AN4 (Analog Input 4)	
R66	AN5 (Analog Input 5)	
R66	AN6 (Analog Input 6)	
R67	AN7 (Analog Input 7)	

Note: On the MDS Choice, when the MCU is RESET, R60 can not be used digital input port. For more detail, refer to "9. I/O PORTS" on page 31.

 AV_{DD} : Supply voltage to the ladder resistor of ADC circuit. To enhance the resolution of analog to digital converter, use independent power source as well as possible, other than digital power source.


AV_{SS}: ADC circuit ground.

DININIAME		Function					
PIN NAME	In/Out	Basic	Alternate				
V _{DD}	-	Supply voltage					
V _{SS}	-	Circuit ground					
TEST	I	Controls test mode of the chip, For normal operation, it should be connected at V _{DD} .					
RESET	ı	Reset signal input					
X _{IN}	1	Oscillation input					
X _{OUT}	0	Oscillation output					
R00~R07	I/O	8-bit general I/O ports					
R10~R17	I/O	8-bit general I/O ports					
R20~R27	I/O	8-bit general I/O ports					
R30~R37	I/O	8-bit general I/O ports					
R40 (INT0)	I/O (I)		External interrupt 0 input				
R41 (INT1)	I/O (I)		External interrupt 1 input				
R42 (INT2)	I/O (I)		External interrupt 2 input				
R43 (INT3)	I/O (I)	O hit managed I/O manta	External interrupt 3 input				
R44 (EC0)	I/O (I)	8-bit general I/O ports	Timer/Counter 0 external input				
R45 (EC2)	I/O (I)		Timer/Counter 2 external input				
R46 (T1O)	I/O (O)		Timer/Counter 1 output				
R47 (T3O)	I/O (O)		Timer/Counter 3 output				
R50 (SIN)	I/O (I)		Serial data input				
R51 (SOUT)	I/O (O)		Serial data output				
R52 (SCLK)	I/O (I/O)		Serial clock I/O				
R53 (SRDY)	I/O (I/O)	O hit managed I/O manta	Receive enable I/O				
R54 (WDTO)	I/O (O)	8-bit general I/O ports	Watchdog timer overflow output				
R55 (BUZ)	I/O (O)		Buzzer driving output				
R56 (PWM0)	I/O (O)		DWM pulse output				
R57 (PWM1)	I/O (O)		PWM pulse output				
R60~R63 (AN0~AN3)	l (l)	General input ports	Analog voltage input				
R64~R67 (AN4~AN7)	I/O (I)	General I/O ports	Analog voltage input				
AV _{SS}	-	Ground level input pin for ADC					
AV _{DD}	-	Supply voltage input pin for ADC					


Table 5-1 Port Function Description

6. PORT STRUCTURES


R00~R07, R10~R17, R20~R27, R30~37




<u>R40/INT0, R41/INT1, R42/INT2, R43/INT3, R44/EC0, R45/EC2, R50/SIN</u>




R46/T1O, R47/T3O, R51/SOUT, R54/WDTO R55BUZ, R56/PWM0, R57/PWM1




R52/SCLK




S53/SRDY




R60/AN0 ~ R63/AN3




RESET




R64/AN7 ~ R67/AN7



TEST



X_{IN}, X_{OUT}



7. ELECTRICAL CHARACTERISTICS

7.1 Absolute Maximum Ratings

Maximum current (ΣI_{OL})	100 mA
Maximum current (ΣI _{OH})	50 mA

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

7.2 Recommended Operating Conditions

Parameter	Cumbal	Condition	Specifi	l lmit	
	Symbol	Condition	Min.	Max.	Unit
Supply Voltage	V _{DD}	$f_{XIN}=1 \sim 10 \text{ MHz}$ $f_{XIN}=1 \sim 8 \text{ MHz}$ $f_{XIN}=1 \sim 4 \text{ MHz}$	4.5 2.7 2.2	5.5 5.5 5.5	V
Operating Frequency	f _{XIN}	V _{DD} =4.5~5.5V V _{DD} =2.7~5.5V V _{DD} =2.2~5.5V	1 1 1	10 8 4	MHz
Operating Temperature	T _{OPR}	Normal Version Temperature Extention Version	-20 -40	85 85	°C

7.3 A/D Converter Characteristics

 $(T_A=25^{\circ}C, V_{SS}=0V, V_{DD}=5.12V@f_{XIN}=8MHz, V_{DD}=3.072V@f_{XIN}=4MHz)$

		Specifications				
Parameter	Symbol		_ 1	Max.		Unit
		Min.	Typ. ¹	f _{XIN} =4MHz	f _{XIN} =8MHz	
Analog Input Voltage Range	V _{AIN}	V _{SS}	-	AV _{DD}	AV _{DD}	V
Non-linearity Error	N _{NLE}	-	±1.0	±1.5	±1.5	LSB
Differential Non-linearity Error	N _{DNLE}	-	±1.0	±1.5	±1.5	LSB
Zero Offset Error	N _{ZOE}	-	±0.5	±1.5	±1.5	LSB
Full Scale Error	N _{FSE}	-	±0.35	±0.5	±0.5	LSB
Gain Error	N _{GE}	-	±1.0	±1.5	±1.5	LSB
Overall Accuracy	N _{ACC}	-	±1.0	±1.5	±1.5	LSB
AV _{DD} Input Current	I _{REF}	-	0.5	1.0	1.0	mA
Conversion Time	T _{CONV}	-	-	40	20	μs

Parameter		Specifications					
	Symbol	N. 6:	- 1	Max.		Unit	
		Min.	Typ. ¹	f _{XIN} =4MHz	f _{XIN} =8MHz		
Analog Power Supply Input Range	AV _{DD}	0.9V _{DD}	V_{DD}	1.1	V _{DD}	V	

^{1.} Data in "Typ" column is at 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

7.4 DC Electrical Characteristics

 $(T_{A}\text{=-}20\text{--}85^{\circ}\text{C},\,V_{DD}\text{=-}2.7\text{--}5.5\text{V},\,Ta\text{=-}20\text{--}85^{\circ}\text{C},\,f_{XIN}\text{=-}8\text{MHz},\,V_{SS}\text{=-}0\text{V}),$

		O a maliti a m		s			
Parameter	Symbol		Condition	Min.	Typ. ¹	Max.	Unit
Input High Voltage	V _{IH1}	V _{DD} =4.5	X _{IN} , RESET, R4, R5, R6	0.8V _{DD}	-	V _{DD} +0.3	V
	V _{IH2}	V _{DD} =2.7	R0, R1, R2, R3	0.7V _{DD}	-	V _{DD} +0.3	
Input Low Voltage	V _{IL1}	V _{DD} =4.5	X _{IN} , RESET, R4, R5, R6		-	0.2V _{DD}	V
	V _{IL2}	V _{DD} =2.7	R0, R1, R2, R3		-	0.3V _{DD}	
Output High Voltage	V _{OH}	V _{DD} =4.5 V _{DD} =2.7 I _{OH1} =-2mA	R0,R1,R2,R3,R4,R5 R6	V _{DD} -1.0	-	-	V
Output Low Voltage	V _{OL}	V _{DD} =4.5 V _{DD} =2.7 I _{OL1} =5mA	R0,R1,R2,R3,R4,R5 R6	-	-	1.0	V
Power Fail Detect Voltage	V _{PFD}	V _{PFD} =3.0V V _{PFD} =2.4V	@ T _A =25°C	0.9V _{PFD}		1.1V _{PFD}	V
Input High Leakage Current	I _{IH1}	V _{IN} =V _{DD}	All input pins	-5.0	-	5.0	μΑ
Input Low Leakage Current	I _{IL}	V _{IN} =V _{SS}	All input pins	-5.0	-	5.0	μΑ
Hysteresis	V_{T+}, V_{T-}		RESET, ECO, EC2, SIN, SCLK, INT0~INT3	0.3		0.8	V
	I _{DD1}	f _{XIN} =8MHz	All input = V _{SS}	-	8	20	mA
Power Current	I _{DD2}	f _{XIN} =4MHz	Crystal Oscillator, C _{L1} =C _{L2} =30pF	_	4	10	mA
	I _{STOP}		All input = V _{SS}	-	1	10	μΑ

^{1.} Data in "Typ." column is at 4.5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

7.5 AC Characteristics

 $(T_A=-20\sim+85^{\circ}C, V_{DD}=5V\pm10\%, V_{SS}=0V)$

Daniel de la constant	Symbol Pins	:	11			
Parameter		Pins	Min.	Тур.	Max.	Unit
Operating Frequency	f _{XIN}	X _{IN}	1.0	-	10.0	MHz
Oscillation Stabilizing Time	t _{ST}	X _{IN} , X _{OUT}	-	-	20	ms
External Clock Pulse Width	t _{CPW}	X _{IN}	40	-	-	ns
External Clock Transition Time	t _{RCP} ,t _{FCP}	X _{IN}	-	-	20	ns
Interrupt Pulse Width	t _{IW}	INTO, INT1, INT2, INT3	2	-	-	t _{SYS}
RESET Input Width	t _{RST}	RESET	8	-	-	t _{SYS}
Event Counter Input Pulse Width	t _{ECW}	ECO, EC2	2	-	-	t _{SYS}
Event Counter Transition Time	t _{REC} ,t _{FEC}	ECO, EC2	-	-	20	ns




Figure 7-1 Timing Chart

7.6 Serial Interface Timing Characteristics

 $(T_A \!\!=\!\! -20 \!\!\sim\!\! +85^{\circ} C,\, V_{DD} \!\!=\!\! 5V \!\!\pm\! 10\%,\, V_{SS} \!\!=\!\! 0V,\, f_{XIN} \!\!=\!\! 8MHz)$

Double of the state of the stat	Comple of	Di	Specifications			11	
Parameter	Symbol Pins		Min.	Тур.	Max.	Unit	
Serial Input Clock Pulse	t _{SCYC}	SCLK	2t _{SYS} +200	-	8	ns	
Serial Input Clock Pulse Width	t _{SCKW}	SCLK	t _{SYS} +70	-	8	ns	
Serial Input Clock Pulse Transition Time	t _{FSCK}	SCLK	-	-	30	ns	
SIN Input Pulse Transition Time	t _{FSIN}	SIN	-	-	30	ns	
SIN Input Setup Time (External SCLK)	t _{SUS}	SIN	100	-	-	ns	
SIN Input Setup Time (Internal SCLK)	t _{SUS}	SIN	200	-		ns	
SIN Input Hold Time	t _{HS}	SIN	t _{SYS} +70	-		ns	
Serial Output Clock Cycle Time	t _{SCYC}	SCLK	4t _{SYS}	-	16t _{SYS}	ns	
Serial Output Clock Pulse Width	t _{SCKW}	SCLK	t _{SYS} -30			ns	
Serial Output Clock Pulse Transition Time	t _{FSCK}	SCLK			30	ns	
Serial Output Delay Time	s _{OUT}	SOUT			100	ns	





Figure 7-2 Serial I/O Timing Chart


7.7 Typical Characteristic Curves


This graphs and tables provided in this section are for design guidance only and are not tested or guaranteed.


In some graphs or tables the data presented are outside specified operating range (e.g. outside specified V_{DD} range). This is for information only and devices are guaranteed to operate properly only within the specified range.


The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean $+3\sigma$) and (mean -3σ) respectively where σ is standard deviation





























8. MEMORY ORGANIZATION

The GMS81508B/16B/24B has separate address spaces for Program memory and Data Memory. Program memory can only be read, not written to. It can be up to 24K bytes

of Program memory. Data memory can be read and written to up to 448 bytes including the stack area.

8.1 Registers

This device has six registers that are the Program Counter (PC), a Accumulator (A), two index registers (X, Y), the Stack Pointer (SP), and the Program Status Word (PSW). The Program Counter consists of 16-bit register.




Figure 8-1 Configuration of Registers

Accumulator: The Accumulator is the 8-bit general purpose register, used for data operation such as transfer, temporary saving, and conditional judgement, etc.

The Accumulator can be used as a 16-bit register with Y Register as shown below.




Figure 8-2 Configuration of YA 16-bit Register


X, Y Registers: In the addressing mode which uses these index registers, the register contents are added to the specified address, which becomes the actual address. These modes are extremely effective for referencing subroutine tables and memory tables. The index registers also have increment, decrement, comparison and data transfer functions, and they can be used as simple accumulators.

Stack Pointer: The Stack Pointer is an 8-bit register used for occurrence interrupts and calling out subroutines. Stack Pointer identifies the location in the stack to be accessed (save or restore).

Generally, SP is automatically updated when a subroutine

call is executed or an interrupt is accepted. However, if it is used in excess of the stack area permitted by the data memory allocating configuration, the user-processed data may be lost.

The stack can be located at any position within $100_{\rm H}$ to $1{\rm FF_H}$ of the internal data memory. The SP is not initialized by hardware, requiring to write the initial value (the location with which the use of the stack starts) by using the initialization routine. Normally, the initial value of "FE_H" is used.



Note: The Stack Pointer must be initialized by software because its value is undefined after RESET.

Example: To initialize the SP LDX #0FEH $_{\text{TXSP}}$ $_{\text{FEH}}$ $_{\text{FEH}}$

Address $01FF_H$ can not be used as stack. Don not use $1FF_H$, or malfunction would be occurred.

Program Counter: The Program Counter is a 16-bit wide which consists of two 8-bit registers, PCH and PCL. This counter indicates the address of the next instruction to be executed. In reset state, the program counter has reset routine address (PC_H:0FF_H, PC_L:0FE_H).

Program Status Word: The Program Status Word (PSW) contains several bits that reflect the current state of the CPU. The PSW is described in Figure 8-3. It contains the Negative flag, the Overflow flag, the Break flag the Half Carry (for BCD operation), the Interrupt enable flag, the Zero flag, and the Carry flag.

[Carry flag C]

This flag stores any carry or borrow from the ALU of CPU after an arithmetic operation and is also changed by the Shift Instruction or Rotate Instruction.

[Zero flag Z]

or data transfer is "0" and is cleared by any other result.

This flag is set when the result of an arithmetic operation




Figure 8-3 PSW (Program Status Word) Register

[Interrupt disable flag I]

This flag enables/disables all interrupts except interrupt caused by Reset or software BRK instruction. All interrupts are disabled when cleared to "0". This flag immediately becomes "0" when an interrupt is served. It is set by the EI instruction and cleared by the DI instruction.

[Half carry flag H]

After operation, this is set when there is a carry from bit 3 of ALU or there is no borrow from bit 4 of ALU. This bit can not be set or cleared except CLRV instruction with Overflow flag (V).

[Break flag B]

This flag is set by software BRK instruction to distinguish BRK from TCALL instruction with the same vector address

[Direct page flag G]

This flag assigns RAM page for direct addressing mode. In the direct addressing mode, addressing area is from zero page $00_{\rm H}$ to $0{\rm FF}_{\rm H}$ when this flag is "0". If it is set to "1", addressing area is assigned $100_{\rm H}$ to $1{\rm FF}_{\rm H}$. It is set by SETG instruction and cleared by CLRG.

[Overflow flag V]

This flag is set to "1" when an overflow occurs as the result of an arithmetic operation involving signs. An overflow occurs when the result of an addition or subtraction exceeds $+127(7F_{\rm H})$ or $-128(80_{\rm H})$. The CLRV instruction clears the overflow flag. There is no set instruction. When the BIT instruction is executed, bit 6 of memory is copied to this flag.

[Negative flag N]

This flag is set to match the sign bit (bit 7) status of the result of a data or arithmetic operation. When the BIT instruction is executed, bit 7 of memory is copied to this flag.




Figure 8-4 Stack Operation

8.2 Program Memory

A 16-bit program counter is capable of addressing up to 64K bytes, but this device has 24K bytes program memory space only physically implemented. Accessing a location above FFFF_H will cause a wrap-around to 0000_H.

Figure 8-5, shows a map of Program Memory. After reset, the CPU begins execution from reset vector which is stored in address $FFFE_H$ and $FFFF_H$ as shown in Figure 8-6.

As shown in Figure 8-5, each area is assigned a fixed location in Program Memory. Program Memory area contains the user program.




Figure 8-5 Program Memory Map

Page Call (PCALL) area contains subroutine program to reduce program byte length by using 2 bytes PCALL instead of 3 bytes CALL instruction. If it is frequently called,

it is more useful to save program byte length.

Table Call (TCALL) causes the CPU to jump to each TCALL address, where it commences the execution of the service routine. The Table Call service area spaces 2-byte for every TCALL: 0FFC0_H for TCALL15, 0FFC2_H for TCALL14, etc., as shown in Figure 8-7.

Example: Usage of TCALL

The interrupt causes the CPU to jump to specific location, where it commences the execution of the service routine. The External interrupt 0, for example, is assigned to location 0FFFA $_{\rm H}$. The interrupt service locations spaces 2-byte interval: 0FFF8 $_{\rm H}$ and 0FFF9 $_{\rm H}$ for External Interrupt 1, 0FFFA $_{\rm H}$ and 0FFFB $_{\rm H}$ for External Interrupt 0, etc.

Any area from $0FF00_H$ to $0FFFF_H$, if it is not going to be used, its service location is available as general purpose Program Memory.




Figure 8-6 Interrupt Vector Area





Figure 8-7 PCALL and TCALL Memory Area


PCALL→ rel

4F35 PCALL 35H

$TCALL \rightarrow n$

4A TCALL 4





Example: The usage software example of Vector address for GMS81524B.

```
OFFEOH
        ORG
        DW
              NOT_USED
              NOT_USED
        DW
                         ; Serial Interface
        DW
              SIO
              BIT_TIMER
        DW
                         ; Basic Interval Timer
                         ; Watchdog Timer
              WD_TIMER
        DW
        DW
              ADC
                         ; ADC
                         ; Timer-3
              TIMER3
        DW
                         ; Timer-2
        DW
              TIMER2
                         ; Timer-1
        DW
              TIMER1
             TIMER0
                         ; Timer-0
        DW
                         ; Int.3
        DW
              INT3
                         ; Int.2
        DW
              INT2
        DW
             INT1
                        ; Int.1
                        ; Int.0
        DW
              INT0
             NOT_USED
        DW
        DW
              RESET
                         ; Reset
        ORG
             0A000H
                     ; 24K ROM Start address ; 16K ROM Start address
                         ; 24K ROM Start address
             0C000H
        ORG
        ORG
              0E000H
                         ; 8K ROM Start address
; *************
       MAIN PROGRAM
; *************
RESET: DI
                         ;Disable All Interrupts
        CLRG
        LDX
              #0
                         ;RAM Clear(!0000H->!00BFH)
RAM_CLR: LDA
              #0
        STA
              {X}+
              #0C0H
        CMPX
        BNE
             RAM_CLR
        LDX
              #0FEH
                        ;Stack Pointer Initialize
        TXSP
              R0, #0 ;Normal Port 0
R0DD,#82H ;Normal Port Direction
        T.DM
        LDM
        LDM
              TDR0,#250
                        ;8us \times 250 = 2000us
        LDM
              TM0,#1FH
                         ;Start Timer0, 8us at 8MHz
              IRQH,#0
        LDM
              IRQL,#0
        T.DM
              IENH,#0C8H ;Enable Timer0, INT0, INT1
        LDM
        LDM
              IENL,#0
        LDM
              IEDS, #55H
                         ;Select falling edge detect on INT pin
             PMR4,#3H
        LDM
                         ;Set external interrupt pin(INTO, INT1)
                         ; Enable master interrupt
        EΤ
NOT_USED:NOP
       RETI
```

8.3 Data Memory

Figure 8-8 shows the internal Data Memory space available. Data Memory is divided into four groups, a user RAM, control registers, Stack, and LCD memory.




Figure 8-8 Data Memory Map

User Memory

The GMS815xxB has 448×8 bits for the user memory (RAM).

Control Registers

The control registers are used by the CPU and Peripheral function blocks for controlling the desired operation of the device. Therefore these registers contain control and status bits for the interrupt system, the timer/ counters, analog to digital converters and I/O ports. The control registers are in address range of 0CO_H to 0FF_H .

Note that unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect.

More detailed informations of each register are explained in each peripheral section.

Note: Write only registers can not be accessed by bit manipulation instruction. Do not use read-modify-write instruction. Use byte manipulation instruction, for example "LDM".

Example; To write at CKCTLR

LDM CLCTLR, #09H; Divide ratio(÷32)

Stack Area

The stack provides the area where the return address is saved before a jump is performed during the processing routine at the execution of a subroutine call instruction or the acceptance of an interrupt.

When returning from the processing routine, executing the subroutine return instruction [RET] restores the contents of the program counter from the stack; executing the interrupt return instruction [RETI] restores the contents of the program counter and flags.

The save/restore locations in the stack are determined by the stack pointed (SP). The SP is automatically decreased after the saving, and increased before the restoring. This means the value of the SP indicates the stack location number for the next save. Refer to Figure 8-4 on page 20.

Address	Register Name	Symbol	R/W	Initial Value 7 6 5 4 3 2 1 0	Page
00C0	R0 port data register	R0	R/W	Undefined	page 31
00C1	R0 port I/O direction register	R0DD	W	00000000	page 31
00C2	R1 port data register	R1	R/W	Undefined	page 31
00C3	R1 port I/O direction register	R1DD	W	00000000	page 31
00C4	R2 port data register	R2	R/W	Undefined	page 31
00C5	R2 port I/O direction register	R2DD	W	00000000	page 31
00C6	R3 port data register	R3	R/W	Undefined	page 32
00C7	R3 port I/O direction register	R3DD	W	00000000	page 32
00C8	R4 port data register	R4	R/W	Undefined	page 32
00C9	R4 port I/O direction register	R4DD	W	00000000	page 32
00CA	R5 port data register	R5	R/W	Undefined	page 33
00CB	R5 port I/O direction register	R5DD	W	00000000	page 33
00CC	R6 port data register	R6	R/W	Undefined	page 33
00CD	R6 port I/O direction register	R6DD	W	0000	page 33
00D0	R4 port mode register	PMR4	W	00000000	page 32, page 63
00D1	R5 port mode register	PMR5	W	0 0	page 33, page 55
0000	Basic interval timer mode register	BITR	R	Undefined	page 35
00D3	Clock control register	CKCTLR	W	0 1 0 1 1 1	page 35
00E0	Watchdog Timer Register	WDTR	W	- 0 1 1 1 1 1 1	page 64
00E2	Timer mode register 0	TM0	R/W	0 0 0 0 0 0 0 0	page 37
00E3	Timer mode register 2	TM2	R/W	0 0 0 0 0 0 0 0	page 37
0054	Timer 0 data register	TDR0	W	Undefined	page 37
00E4	Timer 0 counter register	T0	R	Undefined	page 37
0055	Timer 1 data register	TDR1	W	Undefined	page 37
00E5	Timer 1 counter register	T1	R	Undefined	page 37
0050	Timer 2 data register	TDR2	W	Undefined	page 37
00E6	Timer 2 counter register	T2	R	Undefined	page 37
0057	Timer 3 data register	TDR3	W	Undefined	page 37
00E7	Timer 3 counter register	T3	R	Undefined	page 37
00E8	A/D converter mode register	ADCM	R/W	0 0 0 0 0 1	page 47
00E9	A/D converter data register	ADR	R	Undefined	page 47
00EA	Serial I/O mode register	SIOM	R/W	- 0 0 0 0 0 0 1	page 49
00EB	Serial I/O register	SIOR	R/W	Undefined	page 49
00EC	Buzzer driver register	BUR	W	Undefined	page 55
00F0	PWM0 duty register	PWMR0	W	Undefined	page 53

Table 8-1 Control Registers

Address	Register Name	Symbol	R/W	Initial Value 7 6 5 4 3 2 1 0	Page
00F1	PWM1 duty register	PWMR1	W	Undefined	page 53
00F2	PWM control register	PWMCR	W	00000000	page 53
00F4	Interrupt enable register low	IENL	R/W	0 0 0 0	page 58
00F5	Interrupt request flag register low	IRQL	R/W	0 0 0 0	page 57
00F6	Interrupt enable register high	IENH	R/W	0 0 0 0 0 0 0 0	page 58
00F7	Interrupt request flag register high	IRQH	R/W	0 0 0 0 0 0 0	page 57
00F8	External interrupt edge selection register	IEDS	W	0 0 0 0 0 0 0 0	page 63
00F9	Power fail detection register	PFDR	R/W	1 1 0 0	page 71

Table 8-1 Control Registers

W	Registers are controlled by byte manipulation instruction such as LDM etc., do not use bit manipulation instruction such as SET1, CLR1 etc. If bit manipulation instruction is used on these registers, content of other seven bits are may varied to unwanted value.
R/W	Registers are controlled by both bit and byte manipulation instruction.

^{-:} this bit location is reserved.

8.4 Addressing Mode

The GMS800 series MCU uses six addressing modes;

- · Register addressing
- · Immediate addressing
- · Direct page addressing
- · Absolute addressing
- Indexed addressing
- · Register-indirect addressing

(1) Register Addressing


Register addressing accesses the A, X, Y, C and PSW.

(2) Immediate Addressing → #imm

In this mode, second byte (operand) is accessed as a data immediately.

Example:


0435 ADC #35H



When G-flag is 1, then RAM address is defined by 16-bit address which is composed of 8-bit RAM paging register (RPR) and 8-bit immediate data.

Example: G=1

E45535 LDM 35H, #55H




(3) Direct Page Addressing → dp

In this mode, a address is specified within direct page.

Example; G=0

C535 LDA 35H ;A ←RAM[35H]



(4) Absolute Addressing → !abs


Absolute addressing sets corresponding memory data to Data, i.e. second byte (Operand I) of command becomes lower level address and third byte (Operand II) becomes upper level address.

With 3 bytes command, it is possible to access to whole memory area.

ADC, AND, CMP, CMPX, CMPY, EOR, LDA, LDX, LDY, OR, SBC, STA, STX, STY

Example;


0735F0 ADC !0F035H ;A ←ROM[0F035H]



The operation within data memory (RAM) ASL, BIT, DEC, INC, LSR, ROL, ROR

Example; Addressing accesses the address $0135_{\rm H}$ regardless of G-flag.

983501 INC !0135H ; A $\leftarrow ROM[135H]$



(5) Indexed Addressing


X indexed direct page (no offset) \rightarrow {X}

In this mode, a address is specified by the X register.

ADC, AND, CMP, EOR, LDA, OR, SBC, STA, XMA

Example; $X=15_H$, G=1

D4 LDA $\{X\}$; ACC \leftarrow RAM[X].




X indexed direct page, auto increment \rightarrow {X}+

In this mode, a address is specified within direct page by the X register and the content of X is increased by 1.

LDA, STA

Example; G=0, X=35_H

DB LDA $\{X\}$ +




X indexed direct page (8 bit offset) \rightarrow dp+X

This address value is the second byte (Operand) of command plus the data of X-register. And it assigns the memory in Direct page.

ADC, AND, CMP, EOR, LDA, LDY, OR, SBC, STA STY, XMA, ASL, DEC, INC, LSR, ROL, ROR

Example; G=0, X=0F5_H

C645 LDA 45H+X



Y indexed direct page (8 bit offset) → dp+Y

This address value is the second byte (Operand) of command plus the data of Y-register, which assigns Memory in Direct page.


This is same with above (2). Use Y register instead of X.

Y indexed absolute → !abs+Y

Sets the value of 16-bit absolute address plus Y-register data as Memory. This addressing mode can specify memory in whole area.

Example; Y=55_H

D500FA LDA !OFA00H+Y



(6) Indirect Addressing

Direct page indirect \rightarrow [dp]

Assigns data address to use for accomplishing command which sets memory data (or pair memory) by Operand. Also index can be used with Index register X,Y.

JMP, CALL

Example; G=0

0FA00H

3F35 JMP [35H]

35H OA
36H E3

0E30AH NEXT jump to address 0E30AH

X indexed indirect \rightarrow [dp+X]


3F

Processes memory data as Data, assigned by 16-bit pair memory which is determined by pair data [dp+X+1][dp+X] Operand plus X-register data in Direct page.

ADC, AND, CMP, EOR, LDA, OR, SBC, STA

Example; G=0, $X=10_H$

1625 ADC [25H+X]





Y indexed indirect → [dp]+Y

Processes memory data as Data, assigned by the data [dp+1][dp] of 16-bit pair memory paired by Operand in Direct page plus Y-register data.

ADC, AND, CMP, EOR, LDA, OR, SBC, STA

Example; G=0, $Y=10_H$






Absolute indirect \rightarrow [!abs]

The program jumps to address specified by 16-bit absolute address.

JMP

Example; G=0

1F25E0 JMP [!OC025H]



9. I/O PORTS

The GMS815xxB has seven ports (R0, R1, R2, R4, R5, and R6). These ports pins may be multiplexed with an alternate function for the peripheral features on the device.

All pins have data direction registers which can define these ports as output or input. A "1" in the port direction register configure the corresponding port pin as output. Conversely, write "0" to the corresponding bit to specify it as input pin. For example, to use the even numbered bit of R0 as output ports and the odd numbered bits as input ports, write " $55_{\rm H}$ " to address $0C1_{\rm H}$ (R0 port direction register) during initial setting as shown in Figure 9-1.

All the port direction registers in the GMS815xxB have 0 written to them by reset function. On the other hand, its initial status is input.






Figure 9-1 Example of port I/O assignment


R0 and **R0DD** register: R0 is an 8-bit CMOS bidirectional I/O port (address $0C0_H$). Each I/O pin can independently used as an input or an output through the R0DD register (address $0C1_H$).




R1 and **R1DD** register: R1 is an 8-bit CMOS bidirectional I/O port (address 0C2_H). Each I/O pin can independently used as an input or an output through the R1DD register (address 0C3_H).



R2 and **R2DD** register: R2 is an 8-bit CMOS bidirectional I/O port (address $0C4_H$). Each I/O pin can independently used as an input or an output through the R2DD register (address $0C5_H$).



R3 and **R3DD register:** R3 is an 8-bit CMOS bidirectional I/O port (address $0C6_H$). Each I/O pin can independently used as an input or an output through the R0DD register (address $0C7_H$).




R4 and **R4DD** register: R4 is an 8-bit CMOS bidirectional I/O port (address 0C8_H). Each I/O pin can independently used as an input or an output through the R4DD register (address 0C9_H).

In addition, Port R4 is multiplexed with various special features. The control register PMR4 (address $0D0_H$) controls the selection of alternate function. After reset, this value is "0", port may be used as normal I/O port.

To use alternate function such as external interrupt, external counter input or timer clock out, write "1" in the corresponding bit of PMR4.

Port Pin	Alternate Function
R40	INT0 (External Interrupt 0)
R41	INT1 (External Interrupt 1)
R42	INT2 (External Interrupt 2)
R43	INT3 (External Interrupt 3)
R44	EC0 (External count input to Timer/
	Counter 0)
R45	EC2 (External count input to Timer/
	Counter 2)
R46	T1O (Timer 1 Clock-out)
R47	T3O (Timer 3 Clock-out)


Regardless of the direction register R4DD, PMR4 is selected to use as alternate functions, port pin can be used as a corresponding alternate features.



R5 and R5DD register: R5 is an 8-bit CMOS bidirectional I/O port (address $0CA_H$). Each I/O pin can independently used as an input or an output through the R5DD register (address $0CB_H$).

Port Pin	Alternate Function
R54 R55	WDTO (Watchdog timer output) BUZ (Square-wave output for buzzer)

The control register PMR5 (address $\mathrm{D1}_{\mathrm{H}}$) controls the selection alternate function. After reset, this value is "0", port may be used as general I/O ports. To use buzzer function, write "1" to the PMR5 and the pin R55 must be defined as output mode (the bit 5 of R5DD=1)




R6 and **R6DD** register: R6 is an 8-bit CMOS bidirectional I/O port (address 0CC_H). Each I/O pin can independently used as an input or an output through the R6DD register (address 0CD_H).

Port Pin	Alternate Function
R60	AN0 (ADC input 0)
R61	AN1 (ADC input 1)
R62	AN2 (ADC input 2)
R63	AN3 (ADC input 3)
R64	AN4 (ADC input 4)
R65	AN5 (ADC input 5)
R66	AN6 (ADC input 6)
R67	AN7 (ADC input 7)

R6DD (address CD_H) controls the direction of the R6 pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note: On the initial RESET, R60 can not be used digital input port, because this port is selected as an analog input port by ADCM register. To use this port as a digital I/O port, change the value of lower 4 bits of ADCM (address $0E8_H$). On the other hand, R6 port, all eight pins can not be used as digital I/O port simultaneously. At least one pin is used as an analog input.



10. BASIC INTERVAL TIMER

The GMS815xxB has one 8-bit Basic Interval Timer that is free-run and can not stop. Block diagram is shown in Figure 10-1.

In addition, the Basic Interval Timer generates the time base for watchdog timer counting. It also provides a Basic interval timer interrupt (BITIF). As the count overflow from FF_H to 00_H , this overflow causes the interrupt to be

generated. The Basic Interval Timer is controlled by the clock control register (CKCTLR) shown in Figure 10-2.

Source clock can be selected by lower 3 bits of CKCTLR.

BITR and CKCTLR are located at same address, and address $0F9_H$ is read as a BITR, and written to CKCTLR.




Figure 10-1 Block Diagram of Basic Interval Timer

CKCTLR [2:0]	Source clock	Interrupt (overflow) Period (ms) @ f _{XIN} = 8MHz
000 001 010 011 100 101 110	f _{XIN} ÷16 f _{XIN} ÷32 f _{XIN} ÷64 f _{XIN} ÷128 f _{XIN} ÷256 f _{XIN} ÷512 f _{XIN} ÷1024 f _{XIN} ÷2048	0.512 1.024 2.048 4.096 8.192 16.384 32.768 65.536

Table 10-1 Basic Interval Timer Interrupt Time




Figure 10-2 BITR: Basic Interval Timer Mode Register

Example 1:

Interrupt request flag is generated every 8.192ms at 4MHz.

```
:
LDM CKCTLR,#1BH
SET1 BITE
EI
:
```

Example 2:

Interrupt request flag is generated every 8.192ms at 8MHz.

```
:
LDM CKCTLR,#1CH
SET1 BITE
EI
```

11. TIMER/EVENT COUNTER

The GMS815xxB has four Timer/Counter registers. Each module can generate an interrupt to indicate that an event has occurred (i.e. timer match).

Timer 0 and Timer 1 are can be used either two 8-bit Timer/Counter or one 16-bit Timer/Counter with combine them. Also Timer 2 and Timer 3 are same.

In the "timer" function, the register is increased every internal clock input. Thus, one can think of it as counting internal clock input. Since a least clock consists of 4 and most clock consists of 64 oscillator periods, the count rate is 1/4 to 1/64 of the oscillator frequency.

In the "counter" function, the register is incremented in response to a 1-to-0 (falling edge) transition at its corre-

sponding external input pin, $\overline{EC0}$ or $\overline{EC2}$.

In addition the "capture" function, the register is incremented in response external or internal clock sources same with timer or counter function. When external clock edge input, the count register is captured into Timer data register correspondingly.

It has four operating modes: "8-bit timer/counter", "16-bit timer/counter", "8-bit capture", "16-bit capture" which are selected by bit in Timer mode register TM0 and TM2 as shown in Table 11-1.

In operation of Timer 2, Timer 3, their operations are same with Timer 0, Timer 1, respectively as shown in Table 11-2.

	ТМО						
CAP 0	T1ST	T1SL [1:0]	TOST	T0CN	T0SL[1:0]	TIMER 0	TIMER 1
0	Х		Х	Х	01 or 10 or 11	8-bit Timer	8-bit Timer
0	Х	01 or	Х	Х	00	8-bit Event counter	8-bit Timer
1	Х	10 or 11	Х	Х	01 or 10 or 11	8-bit Capture (internal clock)	8-bit Timer
1	Х		Х	Х	00	8-bit Capture (external clock)	8-bit Timer
0	Х		Х	Х	01 or 10 or 11	16-bit Timer	
0	Х			Х	00	16-bit Event counter	
1	1 X 00 X X		01 or 10 or 11	16-bit Capture (internal clock)			
1	Х		Х	Х	00	16-bit Capture (external clock)	

Table 11-1 TM0 Timer Mode Register

	TM2						
CAP 2	тзѕт	T3SL [1:0]	T2ST	T2CN	T2SL[1:0]	TIMER 2	TIMER 3
0	Х		Х	Х	01 or 10 or 11	8-bit Timer	8-bit Timer
0	Х	01 or	Х	Х	00	8-bit Event counter	8-bit Timer
1	Х	10 or 11	Х	Х	01 or 10 or 11	8-bit Capture (internal clock)	8-bit Timer
1	Х		Х	Χ	00	8-bit Capture (external clock)	8-bit Timer
0	Х		Х	Х	01 or 10 or 11	16-bit Timer	
0	Х			Х	00	16-bit Event counter	
1	X 00 X		Х	01 or 10 or 11	16-bit Capture (internal clock)		
1	Х		Х	Х	00	16-bit Capture (external clock)	

Table 11-2 TM2 Timer Mode Register




Figure 11-1 TM0, TM2 Registers

11.1 8-bit Timer / Counter Mode

The GMS815xxB has four 8-bit Timer/Counters, Timer 0, Timer 1, Timer 2, Timer 3. The Timer 0, Timer 1 are shown in Figure .

The "timer" or "counter" function is selected by control registers TM0, TM2 as shown in Table 11-1 and Table 11-2. To use as an 8-bit timer/counter mode, bit CAP0 of TM0 is cleared to "0" and bits T1SL1, T1SL0 of TM0 or bits

T3SL1, T3SL0 of TM2 should not set to zero. These timers have each 8-bit count register and data register. The count register is increased by every internal or external clock input. The internal clock has a prescaler divide ratio option of 4, 16, 64 (selected by control bits TxSL1, TxSL0 of register TMx).




Figure 11-2 8-bit Timer/Counter 0, 1

Example 1:

Timer0 = 4ms 8-bit timer mode at 4MHz Timer1 = 1ms 8-bit timer mode at 4MHz

LDM	TDR0,#250
LDM	TDR1,#250
LDM	TM0,#0110_1111B
SET1	TOE
SET1	T1E
ΕI	

Example 2:

Timer0 = 8-bit event counter mode Timer1 = 1ms 8-bit timer mode at 4MHz

```
LDM TDR0,#250

LDM TDR1,#250

LDM TM0,#0110_1100B

SET1 T0E

SET1 T1E

EI
```

Note: The contents of Timer data register TDRx should be initialized 1_{H} ~FF $_{H}$, not 0_{H} , because it is undefined after reset.

In the Timer 0, timer register T0 increments from 00_H until it matches TDR0 and then reset to 00H. The match output of Timer 0 generates Timer 0 interrupt (latched in T0IF bit)

As TDRx and Tx register are in same address, when read-

ing it as a Tx, written to TDRx.

In counter function, the counter is increased every 1-to-0 (falling edge) transition of $\overline{EC0}$ or $\overline{EC2}$ pin. In order to use counter function, the bit 4, bit 5 of the Port mode register PMR4 are set to "1". The Timer 0 can be used as a counter by pin $\overline{EC0}$ input, but Timer 1 can input by internal clock. Similarly, Timer 2 can be used by pin $\overline{EC2}$ input but Timer 3 can not.




Figure 11-3 8-bit Timer/Counter 2, 3

Example 3:

Timer2 = 8-bit timer mode, 2ms interval at 8MHz Timer3 = 8-bit timer mode, 500us interval at 8MHz

```
LDM TDR2,#250

LDM TDR3,#250

LDM TM2,#0110_1111B

SET1 T2E

SET1 T3E
```

Example 4:

Timer2 = 8-bit event counter mode
Timer3 = 500us 8-bit timer mode at 8MHz

LDM TDR2, #250
LDM TDR3, #250

IDM IDR3,#250 LDM TM2,#0110_1100B SET1 T2E SET1 T3E EI

8-bit Timer Mode

In the timer mode, the internal clock is used for counting up. Thus, you can think of it as counting internal clock input. The contents of TDR*n* are compared with the contents of up-counter, T*n*. If match is found, a timer 1 interrupt (T1IF) is generated and the up-counter is cleared to 0. Counting up is resumed after the up-counter is cleared.

As the value of TDRn is changeable by software, time interval is set as you want.

Value of TM[1:0]	Clock Source	Resolution (At f _{XIN} =8 MHz)	Maximum Time Setting (At f _{XIN} =8 MHz)
00	f _{EC1}	1/f _{EC1} sec	$1/f_{EC1} \times 256 \text{ sec}$
01	$f_{XIN} \div 4$	0.5 us	128 us
10	f _{XIN} ÷ 16	2 us	512 us
11	f _{XIN} ÷ 64	8 us	2048 us

Table 11-1 Timer Source clock Interrupt Time




Figure 11-4 Timer Mode Timing Chart




Figure 11-5 Timer Count Example

8-bit Event Counter Mode

In this mode, counting up is started by an external trigger. This trigger means falling edge of the $\overline{EC0}$ or $\overline{EC1}$ pin input. Source clock is used as an internal clock selected with timer mode register TM0 or TM2. The contents of timer data register TDRn (n = 0,1,2,3) are compared with the contents of the up-counter Tn. If a match is found, an timer interrupt request flag TnIF is generated, and the counter is cleared to "0". The counter is restart and count up continuously by every falling edge of the \overline{ECn} pin input.

The maximum frequency applied to the \overline{ECn} pin is $f_{XIN}/2$ [Hz].

In order to use event counter function, the bit 4, 5 of the Port Mode Register PMR4(address 0D0_H) is required to be set to "1".

After reset, the value of timer data register TDRn is undefined, it should be initialized to between $1_{\text{H}} \sim \text{FF}_{\text{H}}$, not to "0"The interval period of Timer is calculated as below equation.

$$Period\left(sec\right) = \frac{1}{f_{XIN}} \times 2 \times Divide\ Ratio \times TDRn$$




Figure 11-6 Event Counter Mode Timing Chart




Figure 11-7 Count Operation of Timer / Event counter

11.2 16-bit Timer / Counter Mode

The Timer register is being run with all 16 bits. A 16-bit timer/counter register T0, T1 are incremented from $0000_{\rm H}$ until it matches TDR0, TDR1 and then resets to $0000_{\rm H}$. The match output generates Timer 0 interrupt.

The clock source of the Timer 0 is selected either internal or external clock by bit TOSL1, TOSL0.

Even if the Timer 0 (including the Timer 1) is used as a 16-bit timer, the Timer 2 and Timer 3 can still be used as either two 8-bit timer or one 16-bit timer by setting the TM2. Reversely, even if the Timer 2 (including the Timer 3) is used as a 16-bit timer, the Timer 0 and Timer 1 can still be used as 8-bit timer independently.




Figure 11-8 16-bit Timer/Counter

11.3 8-bit Capture Mode

The Timer 0 capture mode is set by bit CAP0 of timer mode register TM0 (bit CAP2 of timer mode register TM2 for Timer 2) as shown in Figure 21. In this mode, Timer 1 still operates as an 8-bit timer/counter.

As mentioned above, not only Timer 0 but Timer 2 can also be used as a capture mode.

In 8-bit capture mode, Timer 1 and Timer 3 are can not be used as a capture mode.

The Timer/Counter register is incremented in response internal or external input. This counting function is same with normal timer mode, but Timer interrupt is not generated. Timer/Counter still does the above, but with the added feature that a edge transition at external input INT*n* pin

causes the current value in the Timer counter register (T0,T2), to be captured into registers CDR*n* (CDR0, CDR2), respectively. After captured, Timer counter register is cleared and restarts by hardware.

Note: The CDRn and TDRn are in same address.In the capture mode, reading operation is read the CDRn, not TDRn because path is opened to the CDRn.

It has three transition modes: "falling edge", "rising edge", "both edge" which are selected by interrupt edge selection register IEDS. Refer to "16.4 External Interrupt" on page 61. In addition, the transition at INT*n* pin generate an interrupt.




Figure 11-9 8-bit Capture Mode

11.4 16-bit Capture Mode

16-bit capture mode is the same as 8-bit capture, except that the Timer register is being run will 16 bits.




Figure 11-10 16-bit Capture Mode

Example 1:

```
Timer0 = 16-bit timer mode, 0.5s at 8MHz
Timer2 = 2ms 8-bit timer mode at 8MHz
Timer3 = 250us 8-bit timer mode at 8MHz
          LDM
                 TDR0, #23H
                 TDR1, #0F4H
         LDM
         LDM
                 TM0,#0FH
                 TDR2,#249
         LDM
         LDM
                 TDR3,#124
         LDM
                 TM2,#0110_1111B
         SET1
                 TOE
         SET1
                 T2E
                 T3E
         SET1
         ΕI
```

Example 2:

Timer0 = 8-bit timer mode, 2ms interval at 8MHz

Timer2 = 16-bit event counter mode

```
LDM TDR0, #249
LDM TM0, #0111_1111B
LDM TDR2, #3FH
LDM TDR3, #2AH
LDM TM2, #0100_1100B
SET1 T0E
SET1 T2E
EI
:
```

Example 3:

Timer0 = 8-bit timer mode, 2ms interval at 8MHz

Timer2 = 8-bit capture mode

```
LDM
       TDR0,#250
LDM
       TM0,#0111_1111B
SET1
       TDR2,#40H
TDR3,#2AH
LDM
LDM
LDM
       TM2,#1111_1111B
SET1
       T2E
LDM
       IEDS, #XX11_XXXXB
LDM
       PMR4, #XXXX_X1XXB
SET1
       INT2E
ΕI
```

X: don't care.

Example 4:

Timer0 = 8-bit timer mode, 2ms interval at 8MHz Timer2 = 16-bit capture mode

```
LDM
        TDR0, #249
LDM
        TM0,#0111_1111B
SET1
        TOE
        TDR2,#40H
TDR3,#2AH
LDM
LDM
        TM2, #1100_1111B
LDM
SET1
        T2E
\mathtt{LDM}
        IEDS, #XX11_XXXXB
LDM
        PMR4, #XXXX_X1XXB
SET1
        INT2E
ΕI
```

X: don't care.

12. ANALOG DIGITAL CONVERTER

The analog-to-digital converter (A/D) allows conversion of an analog input signal to a corresponding 8-bit digital value. The A/D module has eight analog inputs, which are multiplexed into one sample and hold. The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog supply voltage is connected to AV_{DD} of ladder resistance of A/D module.

The A/D module has two registers which are the control register ADCM and A/D result register ADR. The register ADCM, shown in Figure 12-2, controls the operation of the A/D converter module. The port pins can be configured as analog inputs or digital I/O. To use analog inputs, I/O is selected input mode by R6DD direction register.

How to Use A/D Converter

The processing of conversion is start when the start bit ADST is set to "1". After one cycle, it is cleared by hardware. The register ADR contains the results of the A/D conversion. When the conversion is completed, the result is loaded into the ADR, the A/D conversion status bit ADSF is set to "1", and the A/D interrupt flag AIF is set. The block diagram of the A/D module is shown in Figure 12-1. The A/D status bit ADSF is set automatically when A/D conversion is completed, cleared when A/D conversion is in process. The conversion time takes maximum 20 uS (at f_{XIN}=8 MHz).




Figure 12-1 A/D Block Diagram

Note: On the initial RESET, R60 port is selected as an analog input by ADCM register. So it can not be used digital input port. To use this port as a digital I/O port, change to except "0" the value of ADCM. Finally all eight ports can not be used as digital I/O port simultaneously. At least one port must be in analog port.




Figure 12-2 A/D Converter Control Register

13. SERIAL COMMUNICATION

The serial iterface is used to transmit/receive 8-bit data serially. This consists of serial I/O data register, serial I/O mode register, clock selection circuit octal counter and control circuit as illustrated in Figure 13-1.Pin R50/SIN, R51/SOUT, R52/SCLK and R53/SRDY pins are con-

trolled by the Serial Mode Register. The contents of the Serial I/O data register can be written into or read out by software. The data in the Serial Data Register can be shifted synchronously with the transfer clock signal.




Figure 13-1 SCI Block Diagram

Serial I/O Mode Register(SIOM) controls serial I/O function. According to SCK1 and SCK0, the internal clock or external clock can be selected.

Serial I/O Data Register(SIOR) is an 8-bit shift register. First LSB is send or is received.




Figure 13-2 SCI Control Register

13.1 Transmission/Receiving Timing

The serial transmission is started by setting SIOST(bit1 of SIOM) to "1". After one cycle of SCK, SIOST is cleared automatically to "0". The serial output data from 8-bit shift register is output at falling edge of SCLK. And input data

is latched at rising edge of SCLK pin. When transmission clock is counted 8 times, serial I/O counter is cleared as '0". Transmission clock is halted in "H" state and serial I/O interrupt(IFSIO) occurred.





Figure 13-3 Timing Diagram of Serial I/O

13.2 The Serial I/O operation by SRDY pin

Transmission clock = external clock

The \overline{SRDY} pin becomes "L" by SIOST = "1". This signal tells to the external system that this device is ready for se-


rial transmission. The external system detects the "L" signal and starts transmission. The \overline{SRDY} pin becomes "H" at the first rising edge of transmission clock.



Transmission clock = internal clock

The I/O of \overline{SRDY} pin is input mode. When the external system is ready for serial transmission, The "L" level is in-

putted at this pin. At this time this device starts serial transmission.



13.3 The method of Serial I/O

- 1. Select transmission/receiving mode.
- 2. In case of sending mode, write data to be send to SIOR.
- 3. Set SIOST to "1" to start serial transmission.
- 4. The SIO interrupt is generated at the completion of SIO and SIOSF is set to "1". In SIO interrupt service routine, correct transmission should be tested.
- 5. In case of receiving mode, the received data is acquired by reading the SIOR.

Note: When external clock is used, the frequency should be less than 1MHz and recommended duty is 50%. If both transmission mode is selected and transmission is performed simultaneously it would be made error.

13.4 The Method to Test Correct Transmission




Figure 13-4 Serial Method to Test Transmission

14. PWM OUTPUT

The GMS815xxB have two channels of built-in pulse width modulation outputs. PWM outputs data are multiplex to the R56 and R57 port. Bit 6 and bit 7 of R5DD should be set to "1" when PWM is used as an output port.

The input clock is selected by PWM Control Register (PWMCR, address $F2_H$) and the width of pulse is determined by the PWM Register (PWMR, address $F0_H$ and $F1_H$).




Figure 14-1 PWM block diagram

The pulse period according to input clock are shown as below.

Input clock	Period of PWM
f _{XIN} + 256	8.19 ms
f _{XIN} + 512	16.38 ms
f _{XIN} ÷ 1024	32.77 ms
f _{XIN} + 2048	65.54 ms

Bit 2 (EN0) and bit 3 (EN1) of PWMCR determine the operation channel of PWM. When EN0=0 and EN1=0, PWM does not execute

It is a PWM output controlled by PWMCR, PWMR0 and PWMR1.

Duty ratio =
$$\frac{PWMR + 1}{256} \times 100\%$$




Figure 14-2 PWM Duty Register




Figure 14-3 PWM Control Register

Example:

PWM0: Period = 16.384ms, Duty = 20% PWM1: Period = 8.192ms, Duty = 70%

LDM PWMCR,#0100_1111B LDM PWMR0,#0B3H LDM PWMR1,#33H




Figure 14-4 Example of Register Setting

15. BUZZER FUNCTION

The buzzer driver block consists of 6-bit binary counter, buzzer register, and clock source selector. It generates square-wave which has very wide range frequency (500Hz $\sim 250 \text{kHz}$ at f_{XIN} = 8MHz) by user software.

A 50% duty pulse can be output to R55/BUZ pin to use for piezo-electric buzzer drive. Pin R55 is assigned for output port of Buzzer driver by setting the bit 5 of PMR5 (address $D1_H$) to "1". At this time, the pin R55 must be defined as output mode (the bit 5 of R5DD=1).

Example: 2.4kHz output at 8MHz.

LDM R5DD, #XX1X_XXXXB

LDM BUR, #9AH

LDM PMR5, #XX1X_XXXXB

X means don't care

The bit 0 to 5 of BUR determines output frequency for buzzer driving.

Equation of frequency calculation is shown below.

$$f_{BUZ} = \frac{f_{XIN}}{2 \times DivideRatio \times BUR}$$

f_{BUZ}: Buzzer frequency

f_{XIN}: Oscillator frequency

Divide Ratio: Prescaler divide ratio by BUCK[1:0]

BUR: Lower 6-bit value of BUR. Buzzer period value.

The frequency of output signal is controlled by the buzzer control register BUR. The bit 0 to bit 5 of BUR determine output frequency for buzzer driving.




Figure 15-1 Block Diagram of Buzzer Driver




Figure 15-2 PMR5 and Buzzer Register

1F

8.065

Note: BUR is undefined after reset, so it must be initialized to between 1_H and $3F_H$ by software. Note that BUR is a write-only register. The 6-bit counter is cleared and starts the counting by writing signal at BUR register. It is incremental from $00_{\rm H}$ until it matches 6-bit BUR value.

When main-frequency is 8MHz, buzzer frequency is shown as below table.

BUR	BUR[7:6]				
[5:0]	00	01	10	11	
00	-	-	-	-	
01	250.000	125.000	62.500	31.250	
02	125.000	62.500	31.250	15.625	
03	83.333	41.667	20.833	10.417	
04	62.500	31.250	15.625	7.813	
05	50.000	25.000	12.500	6.250	
06	41.667	20.833	10.417	5.208	
07	35.714	17.857	8.929	4.464	
80	31.250	15.625	7.813	3.906	
09	27.778	13.889	6.944	3.472	
0A	25.000	12.500	6.250	3.125	
0B	22.727	11.364	5.682	2.841	
0C	20.833	10.417	5.208	2.604	
0D	19.231	9.615	4.808	2.404	
0E	17.857	8.929	4.464	2.232	
0F	16.667	8.333	4.167	2.083	
10	15.625	7.813	3.906	1.953	
11	14.706	7.353	3.676	1.838	
12	13.889	6.944	3.472	1.736	
13	13.158	6.579	3.289	1.645	
14	12.500	6.250	3.125	1.563	
15	11.905	5.952	2.976	1.488	
16	11.364	5.682	2.841	1.420	
17	10.870	5.435	2.717	1.359	
18	10.417	5.208	2.604	1.302	
19	10.000	5.000	2.500	1.250	
1A	9.615	4.808	2.404	1.202	
1B	9.259	4.630	2.315	1.157	
1C	8.929	4.464	2.232	1.116	
1D	8.621	4.310	2.155	1.078	
1E	8.333	4.167	2.083	1.042	
	1				

4.032

2.016

BUR	BUR[7:6]					
[5:0]	00	01	10	11		
20	7.813	3.906	1.953	0.977		
21	7.576	3.788	1.894	0.947		
22	7.353	3.676	1.838	0.919		
23	7.143	3.571	1.786	0.893		
24	6.944	3.472	1.736	0.868		
25	6.757	3.378	1.689	0.845		
26	6.579	3.289	1.645	0.822		
27	6.410	3.205	1.603	0.801		
28	6.250	3.125	1.563	0.781		
29	6.098	3.049	1.524	0.762		
2A	5.952	2.976	1.488	0.744		
2B	5.814	2.907	1.453	0.727		
2C	5.682	2.841	1.420	0.710		
2D	5.556	2.778	1.389	0.694		
2E	5.435	2.717	1.359	0.679		
2F	5.319	2.660	1.330	0.665		
30	5.208	2.604	1.302	0.651		
31	5.102	2.551	1.276	0.638		
32	5.000	2.500	1.250	0.625		
33	4.902	2.451	1.225	0.613		
34	4.808	2.404	1.202	0.601		
35	4.717	2.358	1.179	0.590		
36	4.630	2.315	1.157	0.579		
37	4.545	2.273	1.136	0.568		
38	4.464	2.232	1.116	0.558		
39	4.386	2.193	1.096	0.548		
3A	4.310	2.155	1.078	0.539		
3B	4.237	2.119	1.059	0.530		
3C	4.167	2.083	1.042	0.521		
3D	4.098	2.049	1.025	0.512		
3E	4.032	2.016	1.008	0.504		
3F	3.968	1.984	0.992	0.496		

Table 15-1 Buzzer Frequency

1.008

16. INTERRUPTS

The GMS815xxB interrupt circuits consist of Interrupt enable register (IENH, IENL), Interrupt request flags of IRQH, IRQL, Priority circuit, and Master enable flag ("I" flag of PSW). Thirteen interrupt sources are provided. The configuration of interrupt circuit is shown in Figure 16-2.

The External Interrupts INT0 ~ INT3 each can be transition-activated (1-to-0 or 0-to-1 transition) by selection IEDS.

The flags that actually generate these interrupts are bit INT0F, INT1F, INT2F and INT3F in register IRQH. When an external interrupt is generated, the flag that generated it is cleared by the hardware when the service routine is vectored to only if the interrupt was transition-activated.

The Timer 0 ~ Timer 3 Interrupts are generated by TxIF which is set by a match in their respective timer/counter register. The Basic Interval Timer Interrupt is generated by BITIF which is set by an overflow in the timer register.

The AD converter Interrupt is generated by ADIF which is set by finishing the analog to digital conversion. The Watchdog timer Interrupt is generated by WDTIF which set by a match in Watchdog timer register. The Basic Interval Timer INterrupt is generated by BITIF which are set by a overflow in the timer counter register.

The interrupts are controlled by the interrupt master enable flag I-flag (bit 2 of PSW on page 19), the interrupt enable

register (IENH, IENL), and the interrupt request flags (in IRQH and IRQL) except Power-on reset and software BRK interrupt. Below table shows the Interrupt priority.

Reset/Interrupt	Symbol	Priority
Hardware Reset	RESET	1
External Interrupt 0	INT0	2
External Interrupt 1	INT1	3
External Interrupt 2	INT2	4
External Interrupt 3	INT3	5
Timer/Counter 0	Timer 0	6
Timer/Counter 1	Timer 1	7
Timer/Counter 2	Timer 2	8
Timer/Counter 3	Timer 3	9
ADC Interrupt	ADC	10
Basic Interval Timer	BIT	11
Watchdog Timer	WDT	12
Serial Communication	SCI	13

Vector addresses are shown in Figure 8-6 on page 21. Interrupt enable registers are shown in Figure 16-3. These registers are composed of interrupt enable flags of each interrupt source and these flags determines whether an interrupt will be accepted or not. When enable flag is "0", a corresponding interrupt source is prohibited. Note that PSW contains also a master enable bit, I-flag, which disables all interrupts at once.




Figure 16-1 Interrupt Request Flag

Internal bus line [0F6_H] I-flag is in PSW, it is cleared by "DI", set by Interrupt Enable "EI" instruction. When it goes interrupt service, IENH Register (Higher byte) I-flag is cleared by hardware, thus any other **IRQH** interrupt are inhibited. When interrupt service is completed by "RETI" instruction, I-flag is set to [0F7_H] "1" by hardware. INTO \square INTOIF INT1 \square INT1IF Release STOP INT2IF INT3 ☐—□ INT3IF Timer 0 TOIF Priority Control To CPU Timer 1 T1IF Timer 2 T2IF I-flag Timer 3 T3IF Interrupt Master IRQL Enable Flag [0F5_H] A/D Converter ADIF Interrupt Watchdog Timer Vector WDTIF Address BIT BITIF Generator Serial Communication [0F4_H] Interrupt Enable IENL Register (Lower byte) Internal bus line




Figure 16-3 Interrupt Enable Flag

16.1 Interrupt Sequence

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to "0" by a reset or an instruction. Interrupt acceptance sequence requires 8 f_{XIN} (2 μ s at f_{MAIN} =4.19MHz) after the completion of the current instruction execution. The interrupt service task is terminated upon execution of an interrupt return instruction [RETI].

Interrupt acceptance

 The interrupt master enable flag (I-flag) is cleared to "0" to temporarily disable the acceptance of any following maskable interrupts. When a non-maskable interrupt is accepted, the acceptance of any following interrupts is temporarily disabled.

- 2. Interrupt request flag for the interrupt source accepted is cleared to "0".
- 3. The contents of the program counter (return address) and the program status word are saved (pushed) onto the stack area. The stack pointer decreases 3 times.
- 4. The entry address of the interrupt service program is read from the vector table address and the entry address is loaded to the program counter.
- 5. The instruction stored at the entry address of the interrupt service program is executed.





Figure 16-4 Timing chart of Interrupt Acceptance and Interrupt Return Instruction



Correspondence between vector table address for BIT interrupt and the entry address of the interrupt service program.

A interrupt request is not accepted until the I-flag is set to "1" even if a requested interrupt has higher priority than that of the current interrupt being serviced.

When nested interrupt service is required, the I-flag should be set to "1" by "EI" instruction in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags.

Saving/Restoring General-purpose Register

During interrupt acceptance processing, the program counter and the program status word are automatically saved on the stack, but accumulator and other registers are not saved itself. These registers are saved by the software if necessary. Also, when multiple interrupt services are nested, it is necessary to avoid using the same data memory


area for saving registers.

The following method is used to save/restore the general-purpose registers.

Example: Register save using push and pop instructions

INTxx:	PUSH A PUSH X PUSH Y		;SAVE ACC. ;SAVE X REG. ;SAVE Y REG.
	interrupt processing		
	POP POP POP RETI	Y X A	;RESTORE Y REG. ;RESTORE X REG. ;RESTORE ACC. ;RETURN

General-purpose register save/restore using push and pop instructions;



16.2 BRK Interrupt

Software interrupt can be invoked by BRK instruction, which has the lowest priority order.

Interrupt vector address of BRK is shared with the vector of TCALL 0 (Refer to Program Memory Section). When BRK interrupt is generated, B-flag of PSW is set to distinguish BRK from TCALL 0.

Each processing step is determined by B-flag as shown in Figure 16-5.




Figure 16-5 Execution of BRK/TCALL0

16.3 Multi Interrupt

If two requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If requests of the interrupt are received at the same time simultaneously, an internal polling sequence determines by hardware which request is serviced.




Figure 16-6 Execution of Multi Interrupt

16.4 External Interrupt

The external interrupt on INT0, INT1, INT2 and INT3 pins are edge triggered depending on the edge selection register IEDS (address $0F8_H$) as shown in Figure 16-7.

However, multiple processing through software for special features is possible. Generally when an interrupt is accepted, the I-flag is cleared to disable any further interrupt. But as user sets I-flag in interrupt routine, some further interrupt can be serviced even if certain interrupt is in progress.

Example: During Timer1 interrupt is in progress, INT0 interrupt serviced without any suspend.

```
TIMER1: PUSH
          PUSH
                  Χ
          PUSH
                                ; Enable INT0 only
                  IENH,#80H
          LDM
          LDM
                  IENL,#0
                                 ; Disable other
          ΕI
                                 ; Enable Interrupt
          :
          :
                               ; Enable all interrupts
          LDM
                  IENH,#0FFH
          LDM
                  IENL, #0F0H
          POP
                  Υ
          POP
                  X
          POP
                  Α
          RETI
```

The edge detection of external interrupt has three transition

activated mode: rising edge, falling edge, and both edge. INTOIF INTO INTERRUPT INT1IF INT1 pin INT1 INTERRUPT INT2 pin INT2IF INT2 INTERRUPT INT3 pin INT3IF INT3 INTERRUPT 2 2 2 Edge selection **IEDS** [0F8H]

Figure 16-7 External Interrupt Block Diagram

INT0 ~ INT3 are multiplexed with general I/O ports (R40~R43). To use as an external interrupt pin, the bit of R4 port mode register PMR4 should be set to "1" corre-

spondingly.

Example: To use as an INTO and INT2

```
:
; **** Set port as an input port R40,R42
LDM R4DD,#1111_1010B
;
; **** Set port as an external interrupt port
LDM PMR4,#05H
;
; **** Set Falling-edge Detection
LDM IEDS,#0001_0001B
:
:
```

Response Time

The INT0 ~ INT3 edge are latched into INT1IF ~ INT3IF at every machine cycle. The values are not actually polled by the circuitry until the next machine cycle. If a request is active and conditions are right for it to be acknowledged, a hardware subroutine call to the requested service routine will be the next instruction to be executed. The DIV itself takes twelve cycles. Thus, a minimum of twelve complete machine cycles elapse between activation of an external interrupt request and the beginning of execution of the first instruction of the service routine.

Figure 16-8shows interrupt response timings.




Figure 16-8 Interrupt Response Timing Diagram




Figure 16-9 PMR4 and IEDS Registers

17. WATCHDOG TIMER

The watchdog timer rapidly detects the CPU malfunction such as endless looping caused by noise or the like, and resumes the CPU to the normal state.

The watchdog timer signal for detecting malfunction can be selected either a reset CPU or a interrupt request.

When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals.




Figure 17-1 Block Diagram of Watchdog Timer

Watchdog Timer Control

Figure 17-2 shows the watchdog timer control register. The watchdog timer is automatically disabled after reset.

The CPU malfunction is detected during setting of the detection time, selecting of output, and clearing of the binary counter. Clearing the binary counter is repeated within the detection time.

If the malfunction occurs for any cause, the watchdog tim-

er output will become active at the rising overflow from the binary counters unless the binary counter is cleared. At this time, when WDTON=1, a reset is generated, which drives the RESET pin to low to reset the internal hardware. When WDTON=0, a watchdog timer interrupt (WDTIF) is generated.

The watchdog timer temporarily stops counting in the STOP mode, and when the STOP mode is released, it automatically restarts (continues counting).




Figure 17-2 WDTR: Watchdog Timer Data Register

Example: Sets the watchdog timer detection time to 0.5 sec at 4.19MHz



Enable and Disable Watchdog

Watchdog timer is enabled by setting WDTON (bit 5 in CKCTLR) to "1". WDTON is initialized to "0" during reset and it should be set to "1" to operate after reset is released.

Example: Enables watchdog timer for Reset

```
: LDM CKCTLR, \#xx1x\_xxxxB; WDTON \leftarrow 1 : :
```

The watchdog timer is disabled by clearing bit 5 (WD-TON) of CKCTLR. The watchdog timer is halted in STOP mode and restarts automatically after STOP mode is released.

Watchdog Timer Interrupt

The watchdog timer can be also used as a simple 6-bit timer by clearing bit5 of CKCTLR to "0". The interval of watchdog timer interrupt is decided by Basic Interval Timer. Interval equation is shown as below.

```
T = WDTR \times Interval \ of \ BIT
```

The stack pointer (SP) should be initialized before using the watchdog timer output as an interrupt source.

Example: 6-bit timer interrupt set up.

```
LDM CKCTLR, \#xx0xxxxxB;WDTON \leftarrow 0
LDM WDTR, \#7FH; WDTCL \leftarrow 1
```




Figure 17-3 Watchdog timer Timing

If the watchdog timer output becomes active, a reset is generated, which drives the \overline{RESET} pin low to reset the internal hardware.

The main clock oscillator also turns on when a watchdog timer reset is generated in sub clock mode.

18. POWER DOWN OPERATION

GMS815xxB has a power-down mode. In power-down mode, power consumption is reduced considerably that in battery operation. Battery life can be extended a lot.

STOP Mode is entered by STOP instruction.

18.1 STOP Mode

For applications where power consumption is a critical factor, device provides reduced power of STOP.

Start The Stop Operation

An instruction that STOP causes to be the last instruction is executed before going into the STOP mode. In the Stop mode, the on-chip main-frequency oscillator is stopped. With the clock frozen, all functions are stopped, but the on-chip RAM and Control registers are held. The port pins output the values held by their respective port data register, the port direction registers. The status of peripherals during Stop mode is shown below.

Peripheral	STOP Mode
CPU	All CPU operations are disabled
RAM	Retain
X _{IN} PIN	Low
X _{OUT} PIN	High
Oscillation	Stop
I/O ports	Retain
Control Registers	Retain
Release method	by RESET, by External interrupt

Note: Since the $X_{\rm IN}$ pin is connected internally to GND to avoid current leakage due to the crystal oscillator in STOP mode, do not use STOP instruction when an external clock is used as the main system clock.

In the Stop mode of operation, V_{DD} can be reduced to minimize power consumption. Be careful, however, that V_{DD} is not reduced before the Stop mode is invoked, and that V_{DD} is restored to its normal operating level before the Stop mode is terminated.

The reset should not be activated before V_{DD} is restored to its normal operating level, and must be held active long enough to allow the oscillator to restart and stabilize. And after STOP instruction, at least two or more NOP instruction should be written as shown in example below.

Example:

```
LDM CKCTLR,#0000_1110B
STOP
NOP
NOP
:
```

The Interval Timer Register CKCTLR should be initialized $(0F_H \text{ or } 0E_H)$ by software in order that oscillation stabilization time should be longer than 20ms before STOP mode.




Figure 18-1 STOP Mode Release Timing by External Interrupt

Release the STOP mode

The exit from STOP mode is using hardware reset or external interrupt.

To release STOP mode, corresponding interrupt should be enabled before STOP mode.

Reset redefines all the control registers but does not change

the on-chip RAM. External interrupts allow both on-chip RAM and Control registers to retain their values.

Start-up is performed to acquire the time for stabilizing oscillation. During the start-up, the internal operations are all stopped.

Event	MCU Status before event	Chip function after event		
Event	MCO Status before event	PC	Oscillator Circuit	
RESET	Don't care	Vector	on	
STOP instruction	Normal operation	N +1	off	
External Interrupt	Normal operation	Vector	on	
External Interrupt Wake up	STOP, I flag = 1 STOP, I flag = 0	Vector N + 1	on on	

Table 18-1 Wake-up and Reset Function Table

18.2 Minimizing Current Consumption

The Stop mode is designed to reduce power consumption. To minimize current drawn during Stop mode, the user should turn-off output drivers that are sourcing or sinking current, if it is practical.

Note: In the STOP operation, the power dissipation associated with the oscillator and the internal hardware is lowered; however, the power dissipation associated with the pin interface (depending on the external circuitry and program) is not directly determined by the hardware operation of the STOP feature. This point should be little current flows when the input level is stable at the power voltage level (V_{DD}/V_{SS}) ; however, when the input level becomes higher than the power voltage level (by approximately 0.3V), a current begins to flow. Therefore, if cutting off the output transistor at an I/O port puts the pin signal into the high-impedance state, a current flow across the ports input transistor, requiring it to fix the level by pull-up or other means.


It should be set properly in order that current flow through port doesn't exist.

First conseider the setting to input mode. Be sure that there is no current flow after considering its relationship with external circuit. In input mode, the pin impedance viewing from external MCU is very high that the current doesn't flow.

But input voltage level should be V_{SS} or V_{DD} . Be careful that if unspecified voltage, i.e. if unfirmed voltage level (not V_{SS} or V_{DD}) is applied to input pin, there can be little current (max. 1mA at around 2V) flow.

If it is not appropriate to set as an input mode, then set to output mode considering there is no current flow. Setting to High or Low is decided considering its relationship with external circuit. For example, if there is external pull-up resistor then it is set to output mode, i.e. to High, and if there

is external pull-down register, it is set to low.







Figure 18-2 Application Example of Unused Input Port






Figure 18-3 Application Example of Unused Output Port

19. OSCILLATOR CIRCUIT

The GMS815xxB has two oscillation circuits internally. X_{IN} and X_{OUT} are input and output for frequency, respec-

tively, inverting amplifier which can be configured for being used as an on-chip oscillator, as shown in Figure 19-1.




Figure 19-1 Oscillation Circuit

Oscillation circuit is designed to be used either with a ceramic resonator or crystal oscillator. Since each crystal and ceramic resonator have their own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

Oscillation circuit is designed to be used either with a ceramic resonator or crystal oscillator. Since each crystal and ceramic resonator have their own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

In addition, see Figure 19-2 for the layout of the crystal.

Note: Minimize the wiring length. Do not allow the wiring to intersect with other signal conductors. Do not allow the wiring to come near changing high current. Set the potential of the grounding position of the oscillator capacitor to that of Vss. Do not ground it to any ground pattern where high current is present. Do not fetch signals from the oscillator.




Figure 19-2 Layout of Oscillator PCB circuit

20. RESET

The GMS815xxB have two types of reset generation procedures; one is an external reset input, the other is a watch-

On-chip Hardw	Initial Value	
Program counter	(PC)	(FFFF _H) - (FFFE _H)
G-flag	(G)	0
Peripheral clock		Off

dog timer reset. Table 20-1 shows on-chip hardware initialization by reset action.

On-chip Hardware	Initial Value
Watchdog timer	Disable
Control registers	Refer to Table 8-1 on page 25
Power fail detector	Disable

Table 20-1 Initializing Internal Status by Reset Action

20.1 External Reset Input

The reset input is the RESET pin, which is the input to a Schmitt Trigger. A reset in accomplished by holding the RESET pin low for at least 8 oscillator periods, within the operating voltage range and oscillation stable, it is applied, and the internal state is initialized. After reset, 64ms (at 4 MHz) add with 7 oscillator periods are required to start execution as shown in Figure 20-2.

Internal RAM is not affected by reset. When V_{DD} is turned on, the RAM content is indeterminate. Therefore, this RAM should be initialized before read or tested it.

When the RESET pin input goes to high, the reset operation is released and the program execution starts at the vector address stored at addresses $FFFE_H$ - $FFFF_H$.

A connection for simple power-on-reset is shown in Figure 20-1.




Figure 20-1 Simple Power-on-Reset Circuit




Figure 20-2 Timing Diagram after RESET

20.2 Watchdog Timer Reset

Refer to "17. WATCHDOG TIMER" on page 64.

21. POWER FAIL PROCESSOR

The GMS815xxB has an on-chip power fail detection circuitry to immunize against power noise. A configuration register, PFDR, can enable or disable the power fail detect circuitry. Whenever $V_{\rm DD}$ falls close to or below power fail voltage for 100ns, the power fail situation may reset or freeze MCU according to PFR bit of PFDR. Refer to "7.4 DC Electrical Characteristics" on page 13.

In the in-circuit emulator, power fail function is not implemented and user can not experiment with it. Therefore, after final development of user program, this function may be experimented or evaluated.

Note: User can select power fail voltage level according to PFV bit of PFDR at the OTP(GMS815xxBT) but <u>must select</u> the power fail voltage level to define PFD option of "Mask Order & Verification Sheet" at the mask chip(GMS815xxB). Because the power fail voltage level of mask chip (GMS815xxB) is determined according to mask option regardless of PFV bit of PFDR

Note: If power fail voltage is selected to 3.0V on 3V operation, MCU is freezed at all the times.

Power FailFunction	ОТР	MASK	
Enable/Disable	by PFD flag	by PFD flag	
Level Selection	by PFV flag	by mask option	

Table 21-1 Power fail processor




Figure 21-1 Power Fail Voltage Detector Register




Figure 21-2 Example S/W of RESET flow by Power fail




Figure 21-3 Power Fail Processor Situations

22. OTP PROGRAMMING

The GMS81516BT/24BT are OTP (One Time Programmable) microcontrollers. Its internal user memory is constructed with EPROM (Electrically Programmable Read Only Memory).

The OTP micorcontroller is generally used for chip evaluation, first production, small amount production, fast mass production, etc.

Blank OTP's internal EPROM is filled by 00_H, not FF_H.

Note: In any case, you have to use *.OTP file, not *.HEX file. After assemble, both OTP and HEX file are generated by automatically. The HEX file is used during porgram emulation on emulator.

22.1 How to Program

To program the OTP devices, user can use HME own programmer or third party universal programmer shown as listed below.

HME own programmer list

Manufacturer: Hyundai MicroElectronics

Programmer: Choice-Dr Writer

Choice-Sigma, Choice-Gang4

The Choice-Dr Writer is single writer and physically addon adapter board type, it should be used with Choice-Dr emulator. However, the Choice-Sigma is stand alone HME universal single programmer for any HME OTP devices, also the Choice-Gang4 can program four OTPs at once.

Ask to HME sales part which is listed on appendix of this manual.

Third party programmer list

Manufacturer: Hi-Lo Systems Programmer: ALL-11, ALL-07

Website: http://www.hilosystems.com.tw

Socket adapters are supported by third party programmer's manufacturer. The other third party will be registered and being under development.

Programming Procedure

- 1. Select device GMS81516BT or GMS81524BT.
- 2. Load the *.OTP file to the programmer. The file is com-

posed of Motorola-S1 format.

3. Set the programming address range as below table.

GMS81516BT

Address	Set Value
Bufferstart address	4000H
Buffer end address	7FFFH
Device start address	C000H

GMS81524BT

Address	Set Value
Bufferstart address	2000H
Buffer end address	7FFFH
Device start address	A000H

- 4. Mount the socket adapter on the programmer.
- 5. Start program/verify.

22.2 Pin Function

V_{PP} (Program Voltage)

 $V_{\mbox{\footnotesize{PP}}}$ is the input for the program voltage for programming the EPROM.

CE (Chip Enable)

CE is the input for programming and verifying internal EPROM.

OE (Output Enable)

OE is the input of data output control signal for verify.

A0~A15 (Address Bus)

A0~A15 are address input pins for internal EPROM.

O0~O7 (EPROM Data Bus)

These are data bus for internal EPROM.




Table 22-1 Socket Adapter Pin Assignment




Table 22-2 Socket Adapter Pin Assignment

22.3 Programming Specification

DEVICE OPERATION MODE

$$(T_A = 25^{\circ}C \pm 5^{\circ}C)$$

Mode	CE	ŌĒ	A0~A15	V _{PP}	V _{DD}	00~07
Read Mode	X ¹	7_	X ¹	V_{DD}^2	5.0V	DOUT
Output Disable Mode	V _{IH}	V _{IH}	X ¹	V _{DD} ²	5.0V	Hi-Z
Programming Mode	V _{IL}	V _{IH}	X ¹	V _{PP} ²	V _{DD} ²	DIN
Program Verify	X ¹	7_	X ¹	V_{PP}^2	V_{DD}^2	DOUT

^{1.} $X = Either V_{IL} or V_{IH}$.

DEVICE CHARACTERISTICS

 $(V_{SS}=0V, T_A = 25^{\circ}C \pm 5^{\circ}C)$

Symbol	ltem	Min	Тур	Max	Unit	Test condition
V_{PP}	Quick Pulse Programming	11.50	11.75	12.0	V	
V_{DD}^{1}	Quick Pulse Programming	5.75	6.0	6.25	V	
I _{PP} ²	V _{PP} supply current			50	mA	CE=V _{IL}
I _{DD} ²	V _{DD} supply current			30	mA	
V _{IH}	Input high voltage	0.8V _{DD}			V	
V_{IL}	Input low voltage			$0.2V_{DD}$	V	
V _{OH}	Output high voltage	V _{DD} -0.1			V	I _{OH} = -2.5mA
V_{OL}	Output low voltage			0.4	V	I _{OL} = 2.1mA
I _{IL}	Input leakage current			5	μΑ	

^{1.} V_{DD} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}


^{2.} See DC Characteristics Table for $\rm V_{DD}$ and $\rm V_{PP}$ voltage during programming.

^{2.} The maximum current value is with outputs O0 to O7 unloaded.

SWITCHING WAVEFORMS


WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from H to L	Will be changing from H to L
	May change from L to H	Will be changing from L to H
	Do not care any change permitted	Changing state unknown
	Does not apply	Center line is high impedance "Off" state

READING WAVEFORMS



- 1. The input timing reference level is 1.0V for a $\rm V_{IL}$ and 4.0V for a $\rm V_{IH}$ at $\rm V_{DD}\!=\!5.0V.$
- 2. To read the output data, transition requires on the $\overline{\text{OE}}$ form the high to the low after address setup time t_{AS} .

PROGRAMMING ALGORITHM WAVEFORMS



1. The input timing reference level is 1.0V for a $\rm V_{IL}$ and 4.0V for a $\rm V_{IH}$ at $\rm V_{DD}\!=\!5.0V.$

AC READING CHARACTERISTICS

 $(V_{SS}=0V, T_A = 25^{\circ}C \pm 5^{\circ}C)$

Symbol	ltem	Min	Тур	Max	Unit	Test condition
t _{AS}	Address setup time	2			μs	
t _{OE}	Quick Pulse Programming			200	ns	
t _{DH}	V _{PP} supply current	0		50	ns	

Note: V_{DD} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .

AC PROGRAMMING CHARACTERISTICS

 $(V_{SS}=0V, T_A = 25^{\circ}C \pm 5^{\circ}C)$

Symbol	Item	Min	Тур	Max	Unit	Test condition*
t _{AS}	Address setup time	2			μs	
t _{OES}	OE setup time	2			μs	
t _{DS}	Data setup time	2			μs	
t _{AH}	Address hold time	0			μs	
t _{DH}	Data hold time	2			μs	
t _{DFP}	Output delay disable time	0		130	ns	
t _{VPS}	V _{PP} setup time	2			μs	
t _{VDS}	V _{DD} setup time	2			μs	
t _{PW}	Program pulse width	95	100	105	μs	
t _{OE}	Data output delay time			150	ns	

* AC CONDITION OF TEST

Input Rise and Fall Times (10% to 90%)	20ns
Input Pulse Levels	0.45V to 4.55V
Input Timing Reference Level	1.0V to 4.0V
Output Timing Reference Level	1.0V to 4.0V

 V_{DD} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .




Table 22-1 Programming Algorithm

APPENDIX

A. CONTROL REGISTER LIST

A -1 -1	Basistan Nama	0	DAM	Initial Value	D
Address	Register Name	Symbol	R/W	7 6 5 4 3 2 1 0	Page
00C0	R0 port data register	R0	R/W	Undefined	31
00C1	R0 port I/O direction register	R0DD	W	00000000	31
00C2	R1 port data register	R1	R/W	Undefined	31
00C3	R1 port I/O direction register	R1DD	W	00000000	31
00C4	R2 port data register	R2	R/W	Undefined	31
00C5	R2 port I/O direction register	R2DD	W	00000000	31
00C6	R3 port data register	R3	R/W	Undefined	32
00C7	R3 port I/O direction register	R3DD	W	00000000	32
00C8	R4 port data register	R4	R/W	Undefined	32
00C9	R4 port I/O direction register	R4DD	W	0000000	32
00CA	R5 port data register	R5	R/W	Undefined	33
00CB	R5 port I/O direction register	R5DD	W	0000000	33
00CC	R6 port data register	R6	R/W	Undefined	33
00CD	R6 port I/O direction register	R6DD	W	0000	33
00D0	R4 port mode register	PMR4	W	00000000	32, 63
00D1	R5 port mode register	PMR5	W	0 0	33, 55
0000	Basic interval timer mode register	BITR	R	Undefined	35
00D3	Clock control register	CKCTLR	W	0 1 0 1 1 1	35
00E0	Watchdog Timer Register	WDTR	W	- 0 1 1 1 1 1 1	64
00E2	Timer mode register 0	TM0	R/W	00000000	37
00E3	Timer mode register 2	TM2	R/W	00000000	37
0054	Timer 0 data register	TDR0	W	Undefined	37
00E4	Timer 0 counter register	T0	R	Undefined	37
0055	Timer 1 data register	TDR1	W	Undefined	37
00E5	Timer 1 counter register	T1	R	Undefined	37
0050	Timer 2 data register	TDR2	W	Undefined	37
00E6	Timer 2 counter register	T2	R	Undefined	37
0057	Timer 3 data register	TDR3	W	Undefined	37
00E7	Timer 3 counter register	Т3	R	Undefined	37
00E8	A/D converter mode register	ADCM	R/W	0 0 0 0 0 1	47
00E9	A/D converter data register	ADR	R	Undefined	47
00EA	Serial I/O mode register	SIOM	R/W	- 0 0 0 0 0 0 1	49
00EB	Serial I/O register	SIOR	R/W	Undefined	49
00EC	Buzzer driver register	BUR	W	Undefined	55
00F0	PWM0 duty register	PWMR0	W	Undefined	53
00F1	PWM1 duty register	PWMR1	W	Undefined	53


DEC. 1999 i

Address	Register Name	Symbol	R/W	7 6	niti 5						Page
00F2	PWM control register	PWMCR	W	0 0	0	0	0	0	0	0	53
00F4	Interrupt enable register low	IENL	R/W	0 0	0	0	-	-	-	-	58
00F5	Interrupt request flag register low	IRQL	R/W	0 0	0	0	-	-	-	-	57
00F6	Interrupt enable register high	IENH	R/W	0 0	0	0	0	0	0	0	58
00F7	Interrupt request flag register high	IRQH	R/W	0 0	0	0	0	0	0	0	57
00F8	External interrupt edge selection register	IEDS	W	0 0	0	0	0	0	0	0	63
00F9	Power fail detection register	PFDR	R/W		-	-	1	1	0	0	71

ii DEC. 1999

B. SOFTWARE EXAMPLE

B.1 7-segment LED display



; * * * * * * *	*****	*****	***********
; Title: ; Company		GMS81516 (GMS80 HYUNDAI Micro 1	00 Series) Demonstration Program * Electronics *
; Conten	ts:	Decimal Up/Down	m Counter *
; Program	mmer:	HME MCU applica	ation team *
; * * * * * * *	*****	*****	***********
;			
; * * * * * * * * ;	DEFINE	I/O PORT & FUI	NCTION REGISTER ADDRESS *******
R0	EQU	0C0H	;port R0 register
R0DD	EQU	0C1H	;port R0 data I/O direction register
;			
R1	EQU	0C2H	;port R1 register
R1DD	EQU	OC3H	port R1 data I/O direction register
;			
R2	EQU	0C4H	;port R2 register
R2DD	EQU	0C5H	port R2 data I/O direction register;
;			
R3	EQU	0C6H	;port R3 register
R3DD	EQU	OC7H	port R3 data I/O direction register;
;			
	EQU		
	EQU	0C9H	port R4 data I/O direction register;
	~		
	EQU	0CBH	port R5 data I/O direction register;
	~		
R6DD ;	EQU	0CDH	;port R6 data I/O direction register
PMR4	EOU	0D0H	;port R4 mode register
T3S	EOU	7,0D0H	timer3 selection
R2DD; R3 R3 R3DD; R4 R4DD; R5 R5DD; R6 R6DD; PMR4	EQU EQU EQU EQU EQU EQU EQU EQU EQU	0C5H 0C6H 0C7H 0C8H 0C9H 0CAH 0CBH 0CCH 0CDH	<pre>;port R2 data I/O direction register ;port R3 register ;port R3 data I/O direction register ;port R4 register ;port R4 data I/O direction register ;port R5 register ;port R5 data I/O direction register ;port R6 register ;port R6 register ;port R6 data I/O direction register ;port R6 data I/O direction register ;port R4 mode register</pre>

DEC. 1999 iii

T1S EC2S EC0S INT3S INT2S INT1S INT0S	EQU EQU EQU EQU EQU EQU		6,0D0H 5,0D0H 4,0D0H 3,0D0H 2,0D0H 1,0D0H 0,0D0H	<pre>/timer1 selection /event counter 2 selection /event counter 0 selection /external int.3 selection /external int.2 selection /external int.1 selection /external int.0 selection</pre>
; PMR5 BUZS WDTS	EQU EQU EQU		0D1H 5,0D1H 4,0D1H	<pre>;port R5 mode register ;buzzer selection ;watch dog timer selection</pre>
; TMR ;	EQU		OD2H	test mode register;
CKCTLR BITR ;	EQU EQU		0D3H 0D3H	<pre>;clock control register ;basic interval timer register</pre>
;WDTR ;	EQ	J	0E0H	;watch dog timer register
TM0 TM2	EQU EQU		0E2H 0E3H	<pre>;timer0 mode register ;timer2 mode register</pre>
TDR0 TDR1 TDR2 TDR3	EQU EQU EQU EQU		0E4H 0E5H 0E6H 0E7H	<pre>;tomer0 data register ;tomer1 data register ;tomer2 data register ;tomer3 data register</pre>
ADCM ADR ;	EQU EQU		0Е8Н 0Е9Н	;A/D Converter mode register ;A/D con. register
; SIOM ;SIOR ;	EQU EQ	J	0EAH 0EBH	<pre>;serial I/O mode register ;serial I/O register</pre>
BUR ;	EQU		0ECH	;buzzer data register
PWMR0 PWMR1	EQU EQU		0F0H 0F1H	;PWM0 data register ;PWM1 data register
; PWMCR ;	EQU		0F2H	;PWM control register
IMOD IENL AE WDTE BITE SE	EQU EQU EQU EQU EQU		0F3H 0F4H 7,0F4H 6,0F4H 5,0F4H 4,0F4H	<pre>;interrupt mode register ;int. enable register low ;A/D con. int. enable ;W.D.T. int. enable ;B.I.T. int. enable ;serial I/O int. enable</pre>
; IRQL AR WDTRF BITRF SR ;	EQU EQU EQU EQU		0F5H 7,0F5H 6,0F5H 5,0F5H 4,0F5H	;int. request flag register low ;A/D con. int. request flag ;W.D.T. int. request flag ;B.I.T. int. request flag ;serial I/O int. request flag
IENH INTOE INT1E INT2E INT3E TOE T1E T2E T3E	EQU EQU EQU EQU EQU EQU EQU EQU		0F6H 7,0F6H 6,0F6H 5,0F6H 4,0F6H 3,0F6H 2,0F6H 1,0F6H 0,0F6H	<pre>;int. enable register high ;external int.0 enable ;external int.1 enable ;external int.2 enable ;external int.3 enable ;timer0 int. enable ;timer1 int. enable ;timer2 int. enable ;timer3 int. enable</pre>
; IRQH INTOR INT1R INT2R INT3R TOR T1R T2R T3R	EQU EQU EQU EQU EQU EQU EQU EQU		0F7H 7,0F7H 6,0F7H 5,0F7H 4,0F7H 3,0F7H 2,0F7H 1,0F7H 0,0F7H	<pre>/int. request flag register high /external int.0 request flag /external int.1 request flag /external int.2 request flag /external int.3 request flag /timer0 int. request flag /timer1 int. request flag /timer2 int. request flag /timer3 int. request flag</pre>
; IEDS ;	EQU		0F8H	external int. edge selection
; * * * * * * * * ;	***	MACRO	DEFINITION	******
REG_SAVE		MACRO PUSH PUSH	A X	;Save Registers to Stacks

iv DEC. 1999

```
PUSH
                       Y
             ENDM
             MACRO
REG_RESTORE
                                ;Restore Register from Stacks
             POP
             POP
                       Х
             POP
                       Α
             ENDM
; * * * * * * * * * *
             CONSTANT DEFINITION ********
SEG PORT
             EOU
                       RΛ
                                ;7-Segment Output Port
STROBE_PORT
                                ;Strobe Signal Port
             EQU
                      R 2
DIGIT10
                      1
                                          ;DIG10 Display Data
             DS
                                          ;Segl Display Data
DIGIT1
             DS
                      1
STROBE
                       1
                                          Strobe Signal Data
             DS
TMR_500mS
                                          ;500ms Time Counter
             DS
                                          ;Function Flags
FLAGS
             DS
UP_F
             EQU
                       0,FLAGS
                                          ;1=Down,0=Up
F_500ms
             EQU
                      1,FLAGS
ORG0FFE4H
             DW
                       NOT_USED
                                          ; Serial I/O
                      NOT_USED
NOT_USED
                                          ; Basic Interval Timer
; Watch Dog Timer
             DW
             DW
                      NOT_USED
NOT_USED
                                          ; A/D CON.
             DW
                                          ; Timer-3
             DW
                       NOT_USED
                                          ; Timer-2
             DW
                       NOT_USED
                                          ; Timer-1
                      TMR0_INT
NOT_USED
NOT_USED
                                          ; Timer-0
             DW
             DW
                                          ; Int.3
             DW
                                          ; Int.2
             DW
                       INT_1
                                          ; Int.1
             DW
                       INT_0
             DW
                       NOT_USED
             DW
                       RESET
                                          ; Reset
MAIN
                     PROGRAM
             ORG
                      0C000H
                                          ;Program Start Address
                                          ;Disable All Interrupts
RESET:
             DT
                       #0
             LDX
             LDA
                       #0
                                          ;RAM Clear(!0000H->!00BFH)
RAM CLR:
                                          ;M(X) <- A, then X <- X+1;X = #0C0H?
             STA
                       {X}+
             CMPX
                       #0Ć0H
             BNE
                       RAM_CLR
             LDX
                       #0FEH
                                          ;Stack Pointer Initial
             TXSP
                                          ;SP. <- #0FEH
             LDM
                       R0,#0
                                          ;I/O Port Data Clear
             LDM
                       R2,#0
                                          ;7-Seg. Data Output Mode
             LDM
                       RODD, #0FFH
                       R2DD, #00FH
             LDM
                                          ;7-Seg. Strobe Output Mode
                       STROBE, #0000_1011B
             LDM
             LDM
                       TDR0,#250
                                          ;8us \times 250 = 2000us
                       TM0,#0001_1111B
             LDM
                                          ;Timer0(8bit),8us,Start Count-up
             LDM
                       IRQH,#0
                                          ;Clear All Interrupts Requeat Flags
             LDM
                       IRQL,#0
                       IENH,#1100_1000B
                                          ;EnableT0,Int0,Int1,Interrupt
             LDM
             LDM
                       IENL,#00H
                                          ;External Int. Falling edge select
;General port OR Int?
                       IEDS, #0101_0101B
             LDM
             LDM
                       PMR4,#03H
             SET1
                       UP_F
             EΙ
                                          ;Enable Interrupts
```

DEC. 1999

```
:gool
             nop
                 F_500ms == 1
              clr1 F_500ms call INC_DEC
             ENDIF Loop
; **************
; Subject: Inc. or Dec. two digits *;
; Entry: UP_F
; Return: UP_F=1, Increment two digits; UP_F=0, Decrement two digits;
INC_DEC:
             BBC
                      UP_F,DOWN
                                         ;Check Down mode or Up mode
             A #0
C DIGIT1
IF A == #0AH
                                   ; DIGIT1 <- DIGIT1 + 1
                setc
lda #0
               ENDIF
                     DIGIT1
                                        ; Store result into DIGIT1
             STA
              DDA #0
ADC DIGIT10
IF A == #10
lda #0
ENDIP
                                        ; When Overflow is set,
; DIGIT10 <- DIGIT10 + 1</pre>
             T.DA
             ADC
               ENDIF
             STA
                     DIGIT10
             RET
                  Down Count
DOWN:
             clrc
               a DIGIT1
c #0
IF A == #0FFH
lda #9
             lda
                                        ; DIGIT1 <- DIGIT1 - 1
                  clrc
                ELSE
                ENDIF
             sta DIGIT1
                                        ; Store result into DIGIT1
               da DIGIT10
oc #0
IF A == #0FFH
                                       ; When Overflow is set,
; DIGIT10 <- DIGIT10 - 1</pre>
             lda
             sbc
                 lda #9
                ENDIF
             STA
                     DIGIT10
             RET
             TIMERO, INTERRUPT ROUTINE(2ms)& INTO, INT1
TMR0 INT:
            INT_0:
             NOT1
                     UP_F
                                         ;INTO Service routine
             RETI
                                         ;Toggle the Up/Down mode
;
```

vi DEC. 1999

```
EXTERNAL INTERRUPT 1 (CLEAR KEY)
INT_1:
           LDM
                   DIGIT1,#0
                                  ;INT1 Service routine
           LDM
                   DIGIT10,#0
                                 ;0.5Sec Restart
           LDM
                   TMR 500MS,#0
           RETI
  Subject: Seven Segment Display (DSPLY)
  Entry: DIGIT10 or DIGIT1
Return: Output SEG_PORT (R00~R07),
Strobe_port (R22,R23)
  Scratch:
    ;Segment All Turn Off
           T.DM
                   STROBE_PORT,#03H
DSPLY:
           NOT1
                   STROBE.2
                                   ;Toggle strobe1
                 STROBE.3
                STROBE.3 = 1
                                   ;Test if R23 is high.
             ldy
                     DIGIT1
           ELSE
             ldy
                     DIGIT10
           ENDIF
           LDA
                   !FONT+Y
           STA
                   SEG_PORT
                                   ;Segment Data output
           T.DA
                   STROBE
                   STROBE_PORT
           STA
                                   ;Current Digit Turn On
           RET
                                   ;Ouit
***********
 Subject: Set falg at every 500ms
; Entry: None
           Return:
Make_500msFalg:
           INC
                   TMR_500MS
                                   ;count up every 2ms
                  TMR_500MS
           LDA
                                 Compare 0.58;clear 0.5sec. counter;set 0.5sec. flag
           ΙF
                A == #250
              ldm
                     TMR 500MS,#0
                   TMK_J.
F_500ms
              set1
           ENDIF
7-SEGMENT PATTERN DATA
                 а
                 g | b
                   hgfe dcba
                                   To be displayed Digit Number
;
      Segment:
FONT
                   0011_1111B
                   0000_0110B
0101_1011B
0100_1111B
           DB
                                         2
           DB
                   0110_0110B
0110_1101B
0111_1100B
                                         4
           DB
                                         5
           DB
           DB
                   0000_0111B
           DB
                   0111_1111B
           DB
                   0110 0111B
   ******************
NOT_USED:
                                   ;Discard Unexpected Interrupts
           nop
           END
                                   ;Notice Program End
```

DEC. 1999 vii

C. INSTRUCTION

C.1 Terminology List

Terminology	Description
А	Accumulator
Х	X - register
Υ	Y - register
PSW	Program Status Word
#imm	8-bit Immediate data
dp	Direct Page Offset Address
!abs	Absolute Address
[]	Indirect expression
{}	Register Indirect expression
{}+	Register Indirect expression, after that, Register auto-increment
.bit	Bit Position
A.bit	Bit Position of Accumulator
dp.bit	Bit Position of Direct Page Memory
M.bit	Bit Position of Memory Data (000H~0FFFH)
rel	Relative Addressing Data
upage	U-page (0FF00 _H ~0FFFF _H) Offset Address
n	Table CALL Number (0~15)
+	Addition
х	Upper Nibble Expression in Opcode Bit Position
у	Upper Nibble Expression in Opcode Bit Position
_	Subtraction
×	Multiplication
/	Division
()	Contents Expression
٨	AND
V	OR
•	Exclusive OR
~	NOT
←	Assignment / Transfer / Shift Left
\rightarrow	Shift Right
\leftrightarrow	Exchange
=	Equal
≠	Not Equal

viii DEC. 1999

C.2 Instruction Map

LOW HIGH	00000	00001 01	00010 02	00011 03	00100 04	00101 05	00110 06	00111 07	01000 08	01001 09	01010 0A	01011 0B	01100 0C	01101 0D	01110 0E	01111 0F
000	-	SET1 dp.bit	BBS A.bit,rel	BBS dp.bit,rel	ADC #imm	ADC dp	ADC dp+X	ADC !abs	ASL A	ASL dp	TCALL 0	SETA1	BIT dp	POP A	PUSH A	BRK
001	CLRC				SBC #imm	SBC dp	SBC dp+X	SBC !abs	ROL A	ROL dp	TCALL 2	CLRA1	COM dp	POP X	PUSH X	BRA rel
010	CLRG				CMP #imm	CMP dp	CMP dp+X	CMP !abs	LSR A	LSR dp	TCALL 4	NOT1 M.bit	TST dp	POP Y	PUSH Y	PCALL Upage
011	DI				OR #imm	OR dp	OR dp+X	OR !abs	ROR A	ROR dp	TCALL 6	OR1 OR1B	CMPX dp	POP PSW	PUSH PSW	RET
100	CLRV				AND #imm	AND dp	AND dp+X	AND !abs	INC A	INC dp	TCALL 8	AND1 AND1B	CMPY dp	CBNE dp+X	TXSP	INC X
101	SETC				EOR #imm	EOR dp	EOR dp+X	EOR !abs	DEC A	DEC dp	TCALL 10	EOR1 EOR1B	DBNE dp	XMA dp+X	TSPX	DEC X
110	SETG				LDA #imm	LDA dp	LDA dp+X	LDA !abs	TXA	LDY dp	TCALL 12	LDC LDCB	LDX dp	LDX dp+Y	XCN	DAS
111	EI				LDM dp,#imm	STA dp	STA dp+X	STA !abs	TAX	STY dp	TCALL 14	STC M.bit	STX dp	STX dp+Y	XAX	STOP

LOW HIGH	10000 10	10001 11	10010 12	10011 13	10100 14	10101 15	10110 16	10111 17	11000 18	11001 19	11010 1A	11011 1B	11100 1C	11101 1D	11110 1E	11111 1F
000	BPL rel	CLR1 dp.bit	BBC A.bit,rel	BBC dp.bit,rel	ADC {X}	ADC !abs+Y	ADC [dp+X]	ADC [dp]+Y	ASL !abs	ASL dp+X	TCALL 1	JMP !abs	BIT !abs	ADDW dp	LDX #imm	JMP [!abs]
001	BVC rel				SBC {X}	SBC !abs+Y	SBC [dp+X]	SBC [dp]+Y	ROL !abs	ROL dp+X	TCALL 3	CALL !abs	TEST !abs	SUBW dp	LDY #imm	JMP [dp]
010	BCC rel				CMP {X}	CMP !abs+Y	CMP [dp+X]	CMP [dp]+Y	LSR !abs	LSR dp+X	TCALL 5	MUL	TCLR1	CMPW dp	CMPX #imm	CALL [dp]
011	BNE rel				OR {X}	OR !abs+Y	OR [dp+X]	OR [dp]+Y	ROR !abs	ROR dp+X	TCALL 7	DBNE Y	CMPX !abs	LDYA dp	CMPY #imm	RETI
100	BMI rel				AND {X}	AND !abs+Y	AND [dp+X]	AND [dp]+Y	INC !abs	INC dp+X	TCALL 9	DIV	CMPY !abs	INCW dp	INC Y	TAY
101	BVS rel				EOR {X}	EOR !abs+Y	EOR [dp+X]	EOR [dp]+Y	DEC !abs	DEC dp+X	TCALL 11	XMA {X}	XMA dp	DECW dp	DEC Y	TYA
110	BCS rel				LDA {X}	LDA !abs+Y	LDA [dp+X]	LDA [dp]+Y	LDY !abs	LDY dp+X	TCALL 13	LDA {X}+	LDX !abs	STYA dp	XAY	DAA
111	BEQ rel				STA {X}	STA !abs+Y	STA [dp+X]	STA [dp]+Y	STY !abs	STY dp+X	TCALL 15	STA {X}+	STX !abs	CBNE dp	XYX	NOP

DEC. 1999 ix

C.3 Instruction Set

Arithmetic / Logic Operation

No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
1	ADC #imm	04	2	2	Add with carry.	
2	ADC dp	05	2	3	A ← (A) + (M) + C	
3	ADC dp + X	06	2	4		
4	ADC !abs	07	3	4		NVH-ZC
5	ADC !abs + Y	15	3	5		
6	ADC [dp + X]	16	2	6		
7	ADC [dp]+Y	17	2	6		
8	ADC {X}	14	1	3		
9	AND #imm	84	2	2	Logical AND	
10	AND dp	85	2	3	$A \leftarrow (A) \land (M)$	
11	AND dp + X	86	2	4		
12	AND !abs	87	3	4		NZ-
13	AND !abs + Y	95	3	5		
14	AND [dp + X]	96	2	6		
15	AND [dp]+Y	97	2	6		
16	AND {X}	94	1	3		
17	ASL A	08	1	2	Arithmetic shift left	
18	ASL dp	09	2	4	C 7 6 5 4 3 2 1 0	NZC
19	ASL dp + X	19	2	5	☐ ← ☐ ← ☐ ← "0"	
20	ASL !abs	18	3	5		
21	CMP #imm	44	2	2		
22	CMP dp	45	2	3		
23	CMP dp + X	46	2	4		
24	CMP !abs	47	3	4	Compare accumulator contents with memory contents	NZC
25	CMP !abs + Y	55	3	5	(A)-(M)	
26	CMP [dp + X]	56	2	6		
27	CMP [dp]+Y	57	2	6		
28	CMP {X}	54	1	3		
29	CMPX #imm	5E	2	2	Compare X contents with memory contents	
30	CMPX dp	6C	2	3	(X)-(M)	NZC
31	CMPX !abs	7C	3	4		
32	CMPY #imm	7E	2	2	Compare Y contents with memory contents	
33	CMPY dp	8C	2	3	(Y)-(M)	NZC
34	CMPY !abs	9C	3	4		
35	COM dp	2C	2	4	1'S Complement : (dp) ← ~(dp)	NZ-
36	DAA	DF	1	3	Decimal adjust for addition	NZC
37	DAS	CF	1	3	Decimal adjust for subtraction	NZC
38	DEC A	A8	1	2	Decrement	NZ-
39	DEC dp	A9	2	4	M ← (M)-1	NZ-
40	DEC dp + X	В9	2	5		NZ-
41	DEC !abs	B8	3	5		NZ-
42	DEC X	AF	1	2		NZ-
43	DEC Y	BE	1	2		NZ-

x DEC. 1999

No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
44	DIV	9B	1	12	Divide: YA / X Q: A, R: Y	NVH-Z-
45	EOR #imm	A4	2	2	Exclusive OR	
46	EOR dp	A5	2	3	$A \leftarrow (A) \oplus (M)$	
47	EOR dp + X	A6	2	4		
48	EOR !abs	A7	3	4		NZ-
49	EOR !abs + Y	B5	3	5		
50	EOR [dp + X]	B6	2	6		
51	EOR [dp]+Y	B7	2	6		
52	EOR {X}	B4	1	3		
53	INC A	88	1	2	Increment	NZC
54	INC dp	89	2	4	M ← (M)+1	NZ-
55	INC dp + X	99	2	5		NZ-
56	INC !abs	98	3	5		NZ-
57	INC X	8F	1	2		NZ-
58	INC Y	9E	1	2		NZ-
59	LSR A	48	1	2	Logical shift right	
60	LSR dp	49	2	4		NZC
61	LSR dp + X	59	2	5	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	
62	LSR !abs	58	3	5		
63	MUL	5B	1	9	Multiply: $YA \leftarrow Y \times A$	NZ-
64	OR #imm	64	2	2	Logical OR	
65	OR dp	65	2	3	$A \leftarrow (A) \lor (M)$	
66	OR dp + X	66	2	4		
67	OR !abs	67	3	4		NZ-
68	OR !abs + Y	75	3	5		
69	OR [dp + X]	76	2	6		
70	OR [dp]+Y	77	2	6		
71	OR {X}	74	1	3		
72	ROL A	28	1	2	Rotate left through Carry	
73	ROL dp	29	2	4	C 7 6 5 4 3 2 1 0	NZC
74	ROL dp + X	39	2	5	- ————————————————————————————————————	
75	ROL !abs	38	3	5		
76	ROR A	68	1	2	Rotate right through Carry	
77	ROR dp	69	2	4	7 6 5 4 3 2 1 0 C	NZC
78	ROR dp + X	79	2	5	→ → → → → → → → → → → → → → → → → 	
79	ROR !abs	78	3	5		
80	SBC #imm	24	2	2	Subtract with Carry	
81	SBC dp	25	2	3	A ← (A)-(M)-~(C)	
82	SBC dp + X	26	2	4		
83	SBC !abs	27	3	4		NVHZC
84	SBC !abs + Y	35	3	5		
85	SBC [dp + X]	36	2	6		
86	SBC [dp]+Y	37	2	6		
87	SBC {X}	34	1	3		
88	TST dp	4C	2	3	Test memory contents for negative or zero, (dp) - 00 _H	NZ-
89	XCN	CE	1	5	Exchange nibbles within the accumulator $A_7 {\sim} A_4 \leftrightarrow A_3 {\sim} A_0$	NZ-

DEC. 1999 xi

Register / Memory Operation

No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
1	LDA #imm	C4	2	2	Load accumulator	
2	LDA dp	C5	2	3	$A \leftarrow (M)$	
3	LDA dp + X	C6	2	4		
4	LDA !abs	C7	3	4		
5	LDA !abs + Y	D5	3	5		NZ-
6	LDA [dp + X]	D6	2	6		
7	LDA [dp]+Y	D7	2	6		
8	LDA {X}	D4	1	3		
9	LDA {X}+	DB	1	4	X- register auto-increment : A \leftarrow (M) , X \leftarrow X + 1	
10	LDM dp,#imm	E4	3	5	Load memory with immediate data : (M) ← imm	
11	LDX #imm	1E	2	2	Load X-register	
12	LDX dp	CC	2	3	X ← (M)	NZ-
13	LDX dp + Y	CD	2	4		
14	LDX !abs	DC	3	4		
15	LDY #imm	3E	2	2	Load Y-register	
16	LDY dp	C9	2	3	Y ← (M)	NZ-
17	LDY dp + X	D9	2	4		
18	LDY !abs	D8	3	4		
19	STA dp	E5	2	4	Store accumulator contents in memory	
20	STA dp + X	E6	2	5	(M) ← A	
21	STA !abs	E7	3	5		
22	STA !abs + Y	F5	3	6		
23	STA [dp + X]	F6	2	7		
24	STA [dp]+Y	F7	2	7		
25	STA {X}	F4	1	4		
26	STA {X}+	FB	1	4	X- register auto-increment : (M) \leftarrow A, X \leftarrow X + 1	
27	STX dp	EC	2	4	Store X-register contents in memory	
28	STX dp + Y	ED	2	5	(M) ← X	
29	STX !abs	FC	3	5		
30	STY dp	E9	2	4	Store Y-register contents in memory	
31	STY dp + X	F9	2	5	(M) ← Y	
32	STY !abs	F8	3	5		
33	TAX	E8	1	2	Transfer accumulator contents to X-register : $X \leftarrow A$	NZ-
34	TAY	9F	1	2	Transfer accumulator contents to Y-register : $Y \leftarrow A$	NZ-
35	TSPX	AE	1	2	Transfer stack-pointer contents to X-register : $X \leftarrow sp$	NZ-
36	TXA	C8	1	2	Transfer X-register contents to accumulator: $A \leftarrow X$	NZ-
37	TXSP	8E	1	2	Transfer X-register contents to stack-pointer: sp \leftarrow X	NZ-
38	TYA	BF	1	2	Transfer Y-register contents to accumulator: $A \leftarrow Y$	NZ-
39	XAX	EE	1	4	Exchange X-register contents with accumulator : $X \leftrightarrow A$	
40	XAY	DE	1	4	Exchange Y-register contents with accumulator :Y \leftrightarrow A	
41	XMA dp	ВС	2	5	Exchange memory contents with accumulator	
42	XMA dp+X	AD	2	6	$(M) \leftrightarrow A$	NZ-
43	XMA {X}	BB	1	5		
44	XYX	FE	1	4	Exchange X-register contents with Y-register : $X \leftrightarrow Y$	

xii DEC. 1999

16-BIT operation

No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
1	ADDW dp	1D	2	5	16-Bits add without Carry YA ← (YA) + (dp +1) (dp)	NVH-ZC
2	CMPW dp	5D	2	4	Compare YA contents with memory pair contents : (YA) – (dp+1)(dp)	NZC
3	DECW dp	BD	2	6	Decrement memory pair $(dp+1)(dp) \leftarrow (dp+1)(dp) - 1$	NZ-
4	INCW dp	9D	2	6	Increment memory pair (dp+1) (dp) ← (dp+1) (dp) + 1	NZ-
5	LDYA dp	7D	2	5	Load YA YA ← (dp +1) (dp)	NZ-
6	STYA dp	DD	2	5	Store YA (dp +1) (dp) ← YA	
7	SUBW dp	3D	2	5	16-Bits subtract without carry YA ← (YA) - (dp +1) (dp)	NVH-ZC

Bit Manipulation

No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
1	AND1 M.bit	8B	3	4	Bit AND C-flag : $C \leftarrow (C) \land (M.bit)$	C
2	AND1B M.bit	8B	3	4	Bit AND C-flag and NOT : $C \leftarrow (C) \land \sim (M.bit)$	C
3	BIT dp	0C	2	4	Bit test A with memory :	MMZ-
4	BIT !abs	1C	3	5	$Z \leftarrow (A) \land (M), N \leftarrow (M_7), V \leftarrow (M_6)$	
5	CLR1 dp.bit	y1	2	4	Clear bit : (M.bit) ← "0"	
6	CLRA1 A.bit	2B	2	2	Clear A bit : (A.bit) ← "0"	
7	CLRC	20	1	2	Clear C-flag : C ← "0"	0
8	CLRG	40	1	2	Clear G-flag : G ← "0"	0
9	CLRV	80	1	2	Clear V-flag : V ← "0"	-00
10	EOR1 M.bit	AB	3	5	Bit exclusive-OR C-flag : $C \leftarrow (C) \oplus (M .bit)$	C
11	EOR1B M.bit	AB	3	5	Bit exclusive-OR C-flag and NOT : C \leftarrow (C) \oplus ~(M .bit)	C
12	LDC M.bit	СВ	3	4	Load C-flag : C ← (M .bit)	C
13	LDCB M.bit	СВ	3	4	Load C-flag with NOT : $C \leftarrow \sim (M \cdot bit)$	C
14	NOT1 M.bit	4B	3	5	Bit complement : (M .bit) ← ~(M .bit)	
15	OR1 M.bit	6B	3	5	Bit OR C-flag : $C \leftarrow (C) \lor (M .bit)$	C
16	OR1B M.bit	6B	3	5	Bit OR C-flag and NOT : $C \leftarrow (C) \lor \sim (M .bit)$	C
17	SET1 dp.bit	x1	2	4	Set bit : (M.bit) ← "1"	
18	SETA1 A.bit	0B	2	2	Set A bit : (A.bit) ← "1"	
19	SETC	A0	1	2	Set C-flag : C ← "1"	1
20	SETG	C0	1	2	Set G-flag : G ← "1"	1
21	STC M.bit	EB	3	6	Store C-flag : (M .bit) ← C	
22	TCLR1 !abs	5C	3	6	Test and clear bits with A : A - (M), (M) \leftarrow (M) \wedge ~(A)	NZ-
23	TSET1 !abs	3C	3	6	Test and set bits with A: A-(M), (M) \leftarrow (M) \vee (A)	NZ-

DEC. 1999 xiii

Branch / Jump Operation

No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
1	BBC A.bit,rel	y2	2	4/6	Branch if bit clear :	
2	BBC dp.bit,rel	у3	3	5/7	if (bit) = 0, then $pc \leftarrow (pc) + rel$	
3	BBS A.bit,rel	x2	2	4/6	Branch if bit set :	
4	BBS dp.bit,rel	х3	3	5/7	if (bit) = 1 , then pc ← (pc) + rel	
5	BCC rel	50	2	2/4	Branch if carry bit clear if (C) = 0, then $pc \leftarrow (pc) + rel$	
6	BCS rel	D0	2	2/4	Branch if carry bit set if (C) = 1, then $pc \leftarrow (pc) + rel$	
7	BEQ rel	F0	2	2/4	Branch if equal if $(Z) = 1$, then $pc \leftarrow (pc) + rel$	
8	BMI rel	90	2	2/4	Branch if minus if $(N) = 1$, then $pc \leftarrow (pc) + rel$	
9	BNE rel	70	2	2/4	Branch if not equal if (Z) = 0, then $pc \leftarrow (pc) + rel$	
10	BPL rel	10	2	2/4	Branch if minus if $(N) = 0$, then $pc \leftarrow (pc) + rel$	
11	BRA rel	2F	2	4	Branch always pc ← (pc) + rel	
12	BVC rel	30	2	2/4	Branch if overflow bit clear if $(V) = 0$, then $pc \leftarrow (pc) + rel$	
13	BVS rel	В0	2	2/4	Branch if overflow bit set if $(V) = 1$, then $pc \leftarrow (pc) + rel$	
14	CALL !abs	3B	3	8	Subroutine call	
15	CALL [dp]	5F	2	8	$\begin{array}{l} M(\;sp) \leftarrow (\;pc_H\;),\; sp \leftarrow sp \;\text{-}\; 1,\; M(sp) \leftarrow (pc_L),\; sp \;\leftarrow sp \;\text{-}\; 1,\\ \text{if !abs,} \;\; pc \leftarrow \; abs\;;\;\; \text{if [dp],}\;\; pc_L \leftarrow (\;dp\;),\;\; pc_H \leftarrow (\;dp+1\;)\;. \end{array}$	
16	CBNE dp,rel	FD	3	5/7	Compare and branch if not equal :	
17	CBNE dp+X,rel	8D	3	6/8	if $(A) \neq (M)$, then $pc \leftarrow (pc) + rel$.	
18	DBNE dp,rel	AC	3	5/7	Decrement and branch if not equal :	
19	DBNE Y,rel	7B	2	4/6	if $(M) \neq 0$, then $pc \leftarrow (pc) + rel$.	
20	JMP !abs	1B	3	3	Unconditional jump	
21	JMP [!abs]	1F	3	5	pc ← jump address	
22	JMP [dp]	3F	2	4		
23	PCALL upage	4F	2	6	$\label{eq:U-page} \begin{split} & \text{U-page call} \\ & \text{M(sp)} \leftarrow \!$	
24	TCALL n	nA	1	8	$\begin{split} & \text{Table call : (sp)} \leftarrow \text{(pc}_{H} \text{), sp} \leftarrow \text{sp - 1,} \\ & \text{M(sp)} \leftarrow \text{(pc}_{L} \text{),sp} \leftarrow \text{sp - 1,} \\ & \text{pc}_{L} \leftarrow \text{(Table vector L), pc}_{H} \leftarrow \text{(Table vector H)} \end{split}$	

xiv DEC. 1999

Control Operation & Etc.

No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
1	BRK	0F	1	8	$\begin{split} & \text{Software interrupt}: B \leftarrow \text{"1", M(sp)} \leftarrow (pc_{\text{H}}), \ \text{sp} \leftarrow \text{sp-1}, \\ & \text{M(s)} \leftarrow (pc_{\text{L}}), \text{sp} \leftarrow \text{sp} \cdot 1, \text{M(sp)} \leftarrow (PSW), \text{sp} \leftarrow \text{sp} \cdot 1, \\ & \text{pc}_{\text{L}} \leftarrow (\ \text{0FFDE}_{\text{H}}\) \ , \ \text{pc}_{\text{H}} \leftarrow (\ \text{0FFDF}_{\text{H}}) \ . \end{split}$	1-0
2	DI	60	1	3	Disable all interrupts : I ← "0"	0
3	EI	E0	1	3	Enable all interrupt : I ← "1"	1
4	NOP	FF	1	2	No operation	
5	POP A	0D	1	4	$sp \leftarrow sp + 1, A \leftarrow M(sp)$	
6	POP X	2D	1	4	$sp \leftarrow sp + 1, X \leftarrow M(sp)$	
7	POP Y	4D	1	4	$sp \leftarrow sp + 1, Y \leftarrow M(sp)$	
8	POP PSW	6D	1	4	$sp \leftarrow sp + 1$, $PSW \leftarrow M(sp)$	restored
9	PUSH A	0E	1	4	$M(sp) \leftarrow A, sp \leftarrow sp - 1$	
10	PUSH X	2E	1	4	$M(sp) \leftarrow X$, $sp \leftarrow sp - 1$	
11	PUSH Y	4E	1	4	M(sp) ← Y , sp ← sp - 1	
12	PUSH PSW	6E	1	4	M(sp) ← PSW , sp ← sp - 1	
13	RET	6F	1	5	Return from subroutine $sp \leftarrow sp +1, pc_L \leftarrow M(sp), sp \leftarrow sp +1, pc_H \leftarrow M(sp)$	
14	RETI	7F	1	6	$\begin{aligned} & \text{Return from interrupt} \\ & \text{sp} \leftarrow \text{sp +1, } \text{ PSW} \leftarrow \text{M(sp), sp} \leftarrow \text{sp + 1,} \\ & \text{pc}_L \leftarrow \text{M(sp), sp} \leftarrow \text{sp + 1, } \text{pc}_H \leftarrow \text{M(sp)} \end{aligned}$	restored
15	STOP	EF	1	3	Stop mode (halt CPU, stop oscillator)	

DEC. 1999 xv

D. MASK ORDER SHEET

	MASK ORDER & V	/ERIFICATION SHEET
	GMS8150 GMS8151 GMS8152	ı6в -НҒ
Customer should write I. Customer Infor		2. Device Information
Company Name		Package 64SDIP 64MQFP 64LQFP
Application		Internet Hitel Chollian
Order Date	YYYY MM DD	File Name ().OTP ROM Size (bytes) 8K 16K 24K
Tel: E-mail address:	Fax:	Check Sum ()
Name & Signature:		C24K) 2000H (16K) 4000H (16K) 4000H (8K) 6000H (8K) 6
3. Marking Specif	ication 08 or 16 or 24	(Please check mark√into □
Customer's par	logo must be used in the special mark	GMS815XXB-HF
I. Delivery Sched		T
		Quantity HME Confirmation
	Date	Time Committation
Customer sample	YYYYY MM DD YYYYY MM DD	pcs
Customer sample Risk order 5. ROM Code Veri Please confirm out veri	YYYYY MM DD YYYYY MM DD YYYYY MM DD	
Risk order 5. ROM Code Veri	YYYYY MM DD YYYYY MM DD YYYYY MM DD	pcs
Risk order 5. ROM Code Veri	YYYY MM DD YYYYY MM DD YYYYY MM DD fication ification data. YYYY MM DD	pcs pcs
Risk order 5. ROM Code Veri Please confirm out veri Verification date: Check sum:	YYYY MM DD YYYYY MM DD YYYYY MM DD fication ification data. YYYY MM DD	pcs pcs Approval date: I agree with your verification data and confirm you to
Risk order 5. ROM Code Veri Please confirm out veri Verification date:	YYYY MM DD YYYYY MM DD YYYYY MM DD fication fication fireation data. YYYYY MM DD	pcs pcs Approval date: I agree with your verification data and confirm you to make mask set.

HYUNDAI MicroElectronics

Semiconductor Group of Hyundai Electronics Industries Co., Ltd.