July 2002

Personal Communications MX2330U/LMX2331U/LMX2332U PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF



National Semiconductor

LMX2332U 1.2 GHz/600 MHz

General Description

The LMX233xU devices are high performance frequency synthesizers with integrated dual modulus prescalers. The LMX233xU devices are designed for use as RF and IF local oscillators for dual conversion radio transceivers.

A 32/33 or a 64/65 prescale ratio can be selected for the 2.5 GHz LMX2330U RF synthesizer. A 64/65 or a 128/129 prescale ratio can be selected for both the LMX2331U and LMX2332U RF synthesizers. The IF circuitry contains an 8/9 or a 16/17 prescaler. Using a proprietary digital phase locked loop technique, the LMX233xU devices generate very stable, low noise control signals for RF and IF voltage controlled oscillators. Both the RF and IF synthesizers include a two-level programmable charge pump. The RF synthesizer has dedicated Fastlock circuitry.

Serial data is transferred to the devices via a three-wire interface (Data, LE, Clock). Supply voltages from 2.7V to 5.5V are supported. The LMX233xU family features ultra low current consumption:

LMX2330U (2.5 GHz)-3.3 mA, LMX2331U (2.0 GHz) -2.9 mA, LMX2332U (1.2 GHz)-2.5 mA at 3.0V.

The LMX233xU devices are available in 20-Pin TSSOP and 24-Pin CSP surface mount plastic packages.

Features

- Ultra Low Current Consumption
- Upgrade and Compatible to LMX233xL Family
- 2.7V to 5.5V Operation
- Selectable Synchronous or Asynchronous Powerdown Mode:

 $I_{CC-PWDN} = 1 \ \mu A \ typical$

Selectable Dual Modulu	s Prescaler:
LMX2330U	RF: 32/33 or 64/65
LMX2331U	RF: 64/65 or 128/129
LMX2332U	RF: 64/65 or 128/129
LMX2330U/31U/32U	IF: 8/9 or 16/17

- Selectable Charge Pump TRI-STATE[®] Mode
- Programmable Charge Pump Current Levels RF and IF: 0.95 or 3.8 mA
- Selectable Fastlock[™] Mode for the RF Synthesizer
- Push-Pull Analog Lock Detect Output
- Available in 20-Pin TSSOP and 24-Pin Chip Scale Package (CSP)

Applications

- Mobile Handsets (GSM, GPRS, W-CDMA, CDMA, PCS, AMPS, PDC, DCS)
- Cordless Handsets (DECT, DCT)
- Wireless Data
- Cable TV Tuners



10136681









Pin Descriptions

Pin Name	Pin No. 24-Pin CSP	Pin No. 20-Pin TSSOP	I/O	Description
V _{cc}	24	1	_	Power supply bias for the RF PLL analog and digital circuits. V_{CC} may range from 2.7V to 5.5V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.
V _P RF	2	2	_	RF PLL charge pump power supply. Must be $\geq V_{CC}$.
$D_{o} RF$	3	3	0	RF PLL charge pump output. The output is connected to the external loop filter, which drives the input of the VCO.
GND	4	4	_	Ground for the RF PLL digital circuitry.
f _{IN} RF	5	5	I	RF PLL prescaler input. Small signal input from the VCO.
¯f _{IN} RF	6	6	I	RF PLL prescaler complementary input. For single ended operation, this pin should be AC grounded. The LMX233xU RF PLL can be driven differentially when the bypass capacitor is omitted.
GND	7	7	_	Ground for the RF PLL analog circuitry.
OSC _{in}	8	8	I	Reference oscillator input. The input has an approximate $V_{CC}/2$ threshold and can be driven from an external CMOS or TTL logic gate.
GND	10	9	_	Ground for the IF PLL digital circuits, MICROWIRE [™] , F _o LD, and oscillator circuits.
F _o LD	11	10	0	Programmable multiplexed output pin. Functions as a general purpose CMOS TRI-STATE output, RF/IF PLL push-pull analog lock detect output, N and R divider output or Fastlock output, which connects a parallel resistor to the external loop filter.
Clock	12	11	I	MICROWIRE Clock input. High impedance CMOS input. Data is clocked into the 22-bit shift register on the rising edge of Clock.
Data	14	12	I	MICROWIRE Data input. High impedance CMOS input. Binary serial data. The MSB of Data is shifted in first. The last two bits are the control bits.
LE	15	13	I	MICROWIRE Latch Enable input. High impedance CMOS input. When LE transitions HIGH, Data stored in the shift register is loaded into one of 4 internal control registers.
GND	16	14	_	Ground for the IF PLL analog circuitry.

Pin Descriptions (Continued)

Pin Name	Pin No. 24-Pin CSP	Pin No. 20-Pin TSSOP	I/O	Description
f _{ιΝ} IF	17	15	I	IF PLL prescaler complementary input. For single ended operation, this pin should be AC grounded. The LMX233xU IF PLL can be driven differentially when the bypass capacitor is omitted.
f _{IN} IF	18	16		IF PLL prescaler input. Small signal input from the VCO.
GND	19	17	-	Ground for the IF PLL digital circuitry, MICROWIRE, F _o LD, and oscillator circuits.
$D_{o}IF$	20	18	0	IF PLL charge pump output. The output is connected to the external loop filter, which drives the input of the VCO.
V_{P} IF	22	19	-	IF PLL charge pump power supply. Must be $\geq V_{CC}$.
V _{cc}	23	20	_	Power supply bias for the IF PLL analog and digital circuits, MICROWIRE, F_oLD , and oscillator circuits. V_{CC} may range from 2.7V to 5.5V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.
NC	1, 9, 13, 21	Х	_	No connect.

Ordering Information

Model	Temperature Range	Package Description	Packing	NS Package Number
LMX2330USLBX	-40°C to +85°C	Chip Scale Package (CSP) Tape and Reel	2500 Units Per Reel	SLB24A
LMX2330UTM	-40°C to +85°C	Thin Shrink Small Outline Package (TSSOP)	73 Units Per Rail	MTC20
LMX2330UTMX	-40°C to +85°C	Thin Shrink Small Outline Package (TSSOP) Tape and Reel	2500 Units Per Reel	MTC20
LMX2331USLBX	-40°C to +85°C	Chip Scale Package (CSP) Tape and Reel	2500 Units Per Reel	SLB24A
LMX2331UTM	-40°C to +85°C	Thin Shrink Small Outline Package (TSSOP)	73 Units Per Rail	MTC20
LMX2331UTMX	-40°C to +85°C	Thin Shrink Small Outline Package (TSSOP) Tape and Reel	2500 Units Per Reel	MTC20
LMX2332USLBX	-40°C to +85°C	Chip Scale Package (CSP) Tape and Reel	2500 Units Per Reel	SLB24A
LMX2332UTM	-40°C to +85°C	Thin Shrink Small Outline Package (TSSOP)	73 Units Per Rail	MTC20
LMX2332UTMX	-40°C to +85°C	Thin Shrink Small Outline Package (TSSOP) Tape and Reel	2500 Units Per Reel	MTC20



Notes:

1. A 64/65 or 128/129 prescaler ratio can be selected for the LMX2331U and LMX2332U RF synthesizers. A 32/33 or 64/65 prescaler ratio can be selected for the LMX2330U RF synthesizer.

2. V_{CC} supplies power to the RF and IF prescalers, RF and IF feedback dividers, RF and IF reference dividers, RF and IF phase detectors, the OSC_{in} buffer, MICROWIRE, and F_oLD circuitry.

3. V_P RF and V_P IF supply power to the charge pumps. They can be run separately as long as V_P RF \ge V_{CC} and V_P IF \ge V_{CC}.

Absolute Maximum Ratings (Notes 1,

2, 3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Power Supply Voltage	
V _{CC} to GND	-0.3V to +6.5V
V _P RF to GND	-0.3V to +6.5V
V _P IF to GND	-0.3V to +6.5V
Voltage on any pin to GND (V _I)	
V_{I} must be < +6.5V	–0.3V to V _{CC} +0.3V
Storage Temperature Range (T_S)	–65°C to +150°C
Lead Temperature (solder 4 s) (T_L)	+260°C
TSSOP θ_{JA} Thermal Impedance	114.5°C/W
CSP $\boldsymbol{\theta}_{JA}$ Thermal Impedance	112°C/W

Recommended Operating Conditions (Note 1)

Power Supply Voltage

V _{CC} to GND	+2.7V to +5.5V
V _P RF to GND	$V_{\rm CC}$ to +5.5V
V _P IF to GND	$V_{\rm CC}$ to +5.5V
Operating Temperature (T _A)	–40°C to +85°C

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, refer to the Electrical Characteristics section. The guaranteed specifications apply only for the conditions listed.

Note 2: This device is a high performance RF integrated circuit with an ESD rating <2 kV and is ESD sensitive. Handling and assembly of this device should only be done at ESD protected work stations.

Note 3: GND = 0V

Electrical Characteristics

$V_{CC} = V_{D} I I = V_{D} I I = 0.0 V_{1} + 0.0 = I_{\Delta} = 100.0$, dilicos otroivisos opcomo	$V_{CC} =$	V _P R	{F = V,	⊳ IF =	3.0V,	-40°C	≤ T _Δ ≤	≤ +85°C,	unless	otherwise	specifie
---	------------	------------------	---------	--------	-------	-------	--------------------	----------	--------	-----------	----------

Cumhal	Devenue	Parameter Conditions Value			Linite		
Symbol	Parameter		Conditions	Min	Тур	Max	Units
I _{cc} PARAM	IETERS					•	
I _{CCRF + IF}	Power Supply	LMX2330U	Clock, Data and LE = GND		3.3	4.3	mA
	Current, RF + IF Synthesizers	LMX2331U	OSC _{in} = GND PWDN RF Bit = 0		2.9	3.8	mA
		LMX2332U	PWDN IF Bit = 0		2.5	3.3	mA
I _{CCRF}	Power Supply	LMX2330U	Clock, Data and LE = GND		2.3	3.0	mA
	Current, RF Synthesizer Only	LMX2331U	$-OSC_{in} = GND$ $PWDN RF Bit = 0$		1.9	2.5	mA
		LMX2332U	PWDN IF Bit = 1		1.5	2.0	mA
I _{CCIF}	Power Supply Current, IF Synthesizer Only	LMX233xU	Clock, Data and LE = GND OSC _{in} = GND PWDN RF Bit = 1 PWDN IF Bit = 0		1.0	1.3	mA
I _{CC-PWDN}	Powerdown Current	LMX233xU	Clock, Data and LE = GND OSC _{in} = GND PWDN RF Bit = 1 PWDN IF Bit = 1		1.0	10.0	μΑ
RF SYNTH	ESIZER PARAMETERS	;					
f _{IN} RF	RF Operating	LMX2330U		500		2500	MHz
	Frequency	LMX2331U		200		2000	MHz
		LMX2332U		100		1200	MHz
N _{RF}	RF N Divider Range		Prescaler = 32/33 (Note 4)	96		65631	
			Prescaler = 64/65 (Note 4)	192		131135	
			Prescaler = 128/129 (Note 4)	384		262143	
R _{RF}	RF R Divider Range			3		32767	<u> </u>
F _{oRF}	RF Phase Detector F	requency				10	MHz
					1	1	4

Electri V _{CC} = V _P	cal Characteri	StiCS (Contin 0°C ≤ T _A ≤ +85°C	ued) , unless otherwise specified				
Symbol	Boromo	tor	Conditions	Value			Unito
Symbol	Parame	ter	Conditions	Min	Тур	Max	Units
RF SYNTHE	SIZER PARAMETERS						
Pf _{IN} RF	RF Input Sensitivity		$2.7V \le V_{CC} \le 3.0V$	-15		0	dBm
			(Note 5)				
			$3.0 < V_{CC} \le 5.5V$	-10		0	dBm
			(Note 5)				
ID _o RF	RF Charge Pump Out	put Source	$VD_{o} RF = V_{P} RF/2$		-0.95		mA
SOURCE	Current		ID _o RF Bit = 0				
			(Note 6)				
			$VD_{o} RF = V_{P} RF/2$		-3.80		mA
			ID_{o} RF Bit = 1				
			(Note 6)				
ID _o RF	RF Charge Pump Out	put Sink Current	$VD_{o} RF = V_{P} RF/2$		0.95		mA
SINK			ID _o RF Bit = 0				
			(Note 6)				
			$VD_{o} RF = V_{P} RF/2$		3.80		mA
			ID _o RF Bit = 1				
			(Note 6)				
ID _o RF	RF Charge Pump Output TRI-STATE		$0.5V \le VD_o RF \le V_P RF - 0.5V$	-2.5		2.5	nA
TRI-STATE	Current		(Note 6)				
ID _o RF	RF Charge Pump Out	put Sink Current	$VD_{o} RF = V_{P} RF/2$		3	10	%
SINK	Vs Charge Pump Out	put Source	$T_A = +25^{\circ}C$				
Vs	Current Mismatch		(Note 7)				
$ID_{o} RF$							
SOURCE							
ID_{o} RF	RF Charge Pump Out	put Current	$0.5V \le VD_o RF \le V_P RF - 0.5V$		10	15	%
Vs	Magnitude Variation V	's Charge Pump	$T_A = +25^{\circ}C$				
VD _o RF	Output Voltage		(Note 7)				
ID_{o} RF	RF Charge Pump Out	put Current	$VD_{o} RF = V_{P} RF/2$		10		%
Vs	Magnitude Variation V	's Temperature	(Note 7)				
T _A							
IF SYNTHES	IZER PARAMETERS	1					
f _{IN} IF	IF Operating	LMX2330U		45		600	MHz
	Frequency	LMX2331U		45		600	MHz
		LMX2332U		45		600	MHz
NIE	IF N Divider Range		Prescaler = 8/9	24		16391	
			(Note 4)				
			Prescaler = 16/17	48		32767	
			(Note 4)				
R _{IF}	IF R Divider Range			3		32767	
F _{olF}	IF Phase Detector Fre	equency				10	MHz
Pf _{IN} IF	IF Input Sensitivity		$2.7V \le V_{CC} \le 5.5V$	-10		0	dBm
			(Note 5)				
-	I		· · · ·	-1	1	1	

$\begin{tabular}{ c c c c c c c c c c c } \hline Symbol & Parameter & Conditions & Value & \hline Min & Typ & I \\ \hline IF SYNTHESIZER PARAMETERS & & & & & & \\ \hline IF SYNTHESIZER PARAMETERS & & & & & & & & \\ \hline ID_o IF & IF Charge Pump Output Source & VD_o IF = V_P IF/2 & & & & -0.95 & & \\ Current & & VD_o IF = V_P IF/2 & & & & -0.95 & & \\ \hline ID_o IF Bit = 0 & & & & & & & & \\ \hline VD_o IF = V_P IF/2 & & & & & -3.80 & & \\ \hline ID_o IF & IF Charge Pump Output Sink Current & VD_o IF = V_P IF/2 & & & & -3.80 & & \\ \hline ID_o IF & IF Charge Pump Output Sink Current & VD_o IF = V_P IF/2 & & & & 0.95 & \\ \hline ID_o IF & IF Charge Pump Output Sink Current & VD_o IF = V_P IF/2 & & & & & & & \\ \hline ID_o IF Bit = 0 & & & & & & & & & \\ \hline VD_o IF = V_P IF/2 & & & & & & & & & & \\ \hline ID_o IF Bit = 0 & & & & & & & & & & & & \\ \hline VD_o IF = V_P IF/2 & & & & & & & & & & & & \\ \hline VD_o IF = V_P IF/2 & & & & & & & & & & & & \\ \hline VD_o IF = V_P IF/2 & & & & & & & & & & & & \\ \hline VD_o IF = V_P IF/2 & & & & & & & & & & & & \\ \hline VD_o IF = V_P IF/2 & & & & & & & & & & & & & \\ \hline VD_o IF = V_P IF/2 & & & & & & & & & & & & & \\ \hline VD_o IF = V_P IF/2 & & & & & & & & & & & & & & & \\ \hline VD_o IF = V_P IF/2 & & & & & & & & & & & & & & & \\ \hline \end{array}$	Max Units mA mA mA
SymbolParameterConditionsMinTypIIF SYNTHESIZER PARAMETERSID_o IFIF Charge Pump Output Source VD_o IF = V_P IF/2-0.95-0.95SOURCECurrentVD_o IF = V_P IF/2-3.80-3.80ID_o IFIF = V_P IF/2-3.80-3.80-3.80ID_o IFIF Charge Pump Output Sink CurrentVD_o IF = V_P IF/20.95-3.80ID_o IFIF Charge Pump Output Sink CurrentVD_o IF = V_P IF/20.95-3.80ID_o IFVD_o IF = V_P IF/20.95ID_o IF Bit = 0-0.95SINKVD_o IF = V_P IF/2VD_o IF = V_P IF/23.80	Max Units mA mA mA
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	mA mA mA
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	mA mA mA
$\begin{array}{c c} \mbox{SOURCE} \\ \mbox{SOURCE} \\ \mbox{ID}_{o} \mbox{ IF exp} \mbox{ IF Bit = 0} \\ (Note 6) \\ \hline \mbox{VD}_{o} \mbox{ IF = V_{P} IF/2} \\ \mbox{ID}_{o} \mbox{ IF = 1} \\ (Note 6) \\ \hline \mbox{ID}_{o} \mbox{ IF exp} \mbox{ IF Charge Pump Output Sink Current} \\ \mbox{SINK} \\ \hline \mbox{IF Charge Pump Output Sink Current} \\ \mbox{ID}_{o} \mbox{ IF = V_{P} IF/2} \\ \mbox{ID}_{o} \mbox{ IF = V_{P} IF/2} \\ \hline \mbox{ID}_{o} \mbox{ IF Bit = 0} \\ (Note 6) \\ \hline \mbox{VD}_{o} \mbox{ IF = V_{P} IF/2} \\ \hline \mbox{ID}_{o} \mbox{ IF = V_{P} IF/2} \\ \hline \mbox{ID}_{o} \mbox{ IF = 0} \\ (Note 6) \\ \hline \mbox{VD}_{o} \mbox{ IF = V_{P} IF/2} \\ \hline \mbox{IID}_{o} \mbox{ IF = 0} \\ (Note 6) \\ \hline \mbox{IID}_{o} \mbox{ IF = V_{P} IF/2} \\ \hline \mbox{IID}_{o} \mbox{IID}_{o} \mbox{IID}_{o} \mbox{IID}_{o} \mbox{IID}_{o} \mbox{IID}_{o} \mbox{IID}_{o} \\ \hline \mbox{IID}_{o} \mbox{IID}_{o} \mbox{IID}_{o} \mbox{IID}_{o} \mbox{IID}_{o} \mbox{IID}_{o} \mbox{IID}_{o} \mbox$	mA
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	mA
$\begin{tabular}{ c c c c c c c } \hline VD_{o} \ IF = V_{P} \ IF/2 & & & & & & & & & & & & & & & & & & &$	mA
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	mA
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	mA
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	mA
SINK $\begin{array}{c c} ID_{o} \mbox{ IF Bit} = 0 \\ (Note 6) \\ \hline \\ VD_{o} \mbox{ IF } = V_{P} \mbox{ IF}/2 \\ \hline \\ 3.80 \end{array}$	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
$VD_{o} IF = V_{P} IF/2 $ 3.80	
	mA
ID _o IF Bit = 1	
(Note 6)	
ID _o IF IF Charge Pump Output TRI-STATE $0.5V \le VD_o$ IF $\le V_P$ IF - 0.5V -2.5	2.5 nA
TRI-STATE Current (Note 6)	
$ID_{o} IF \qquad F Charge Pump Output Sink Current VD_{o} IF = V_{P} IF/2 \qquad 3$	10 %
SINK Vs Charge Pump Output Source $I_A = +25 \text{ C}$	
Vs Current Mismatch (Note 7)	
SOURCE IE IE <th< td=""><td>15 %</td></th<>	15 %
D_0 if D	15 /0
VD IF Output Voltage $(Note 7)$	
1000000000000000000000000000000000000	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Vs Magnitude Variation Vs Temperature (Note 7)	
T _A	
OSCILLATOR PARAMETERS	I
F _{OSC} Oscillator Operating Frequency 2	40 MHz
V _{OSC} Oscillator Sensitivity (Note 8) 0.5	V _{CC} V _{PP}
I_{OSC} Oscillator Input Current $V_{OSC} = V_{CC} = 5.5V$	100 µA
$V_{OSC} = 0V, V_{CC} = 5.5V$ -100	μΑ
DIGITAL INTERFACE (Data, LE, Clock, F _o LD)	
V _{IH} High-Level Input Voltage 0.8 V _{CC}	V
V _{IL} Low-Level Input Voltage 0.2	V _{cc} V
I_{IH} High-Level Input Current $V_{IH} = V_{CC} = 5.5V$ -1.0	1.0 µA
I_{IL} Low-Level Input Current $V_{IL} = 0V, V_{CC} = 5.5V$ -1.0	1.0 μA
V_{OH} High-Level Output Voltage $I_{OH} = -500 \mu\text{A}$ $V_{CC} -$	V
0.4	
V _{OL} Low-Level Output Voltage I _{OL} = 500 μA	0.4 V
MICROWIRE INTERFACE	
t _{CS} Data to Clock Set Up Time (Note 9) 50	ns
t _{CH} Data to Clock Hold Time (Note 9) 10	ns
t _{CWH} Clock Pulse Width HIGH (Note 9) 50	ns
t _{CWL} Clock Pulse Width LOW (Note 9) 50	ns
t _{ES} Clock to Load Enable Set Up Time (Note 9) 50	ns
t _{EW} Latch Enable Pulse Width (Note 9) 50	ns

Electri	cal Characteris	StiCS (Cont °C ≤ T₄ ≤ +85°	inued) C, unless otherwise specified						
		7			Value	Value Typ Max			
Symbol	Paramet	er	er Conditions		Тур	Мах	Units		
PHASE NO	SE CHARACTERISTICS	6							
L _N (f) RF	RF Synthesizer Norma Noise Contribution (Note 10)	lized Phase	TCXO Reference Source ID _o RF Bit = 1		-212.0		dBc/ Hz		
L(f) RF	RF Synthesizer Single Side Band Phase Noise Measured	LMX2330U	$f_{IN} RF = 2450 \text{ MHz}$ $f = 1 \text{ kHz Offset}$ $F_{\phi RF} = 200 \text{ kHz}$ Loop Bandwidth = 7.5 kHz $N = 12250$ $F_{OSC} = 10 \text{ MHz}$ $V_{OSC} = 0.632 \text{ V}_{PP}$ ID _o RF Bit = 1 $PWDN \text{ IF Bit} = 1$ $T_A = +25^{\circ}C$ (Note 11)		-77.24		dBc/ Hz		
		LMX2331U	$f_{IN} RF = 1960 MHz$ $f = 1 kHz Offset$ $F_{\phi RF} = 200 kHz$ Loop Bandwidth = 15 kHz $N = 9800$ $F_{OSC} = 10 MHz$ $V_{OSC} = 0.632 V_{PP}$ $ID_o RF Bit = 1$ $PWDN IF Bit = 1$ $T_A = +25^{\circ}C$ (Note 11)		-79.18		dBc/ Hz		
		LMX2332U	$f_{IN} RF = 900 \text{ MHz}$ $f = 1 \text{ kHz Offset}$ $F_{\phi RF} = 200 \text{ kHz}$ Loop Bandwidth = 12 \text{ kHz} $N = 4500$ $F_{OSC} = 10 \text{ MHz}$ $V_{OSC} = 0.632 \text{ V}_{PP}$ $ID_o \text{ RF Bit} = 1$ $PWDN \text{ IF Bit} = 1$ $T_A = +25^{\circ}C$ (Note 11)		-85.94		dBc/ Hz		

Electrical Characteristics (Continued)

 $V_{CC} = V_P RF = V_P IF = 3.0V, -40^{\circ}C \le T_A \le +85^{\circ}C$, unless otherwise specified

Or which a l	Demonst		O an diti ana		Value		11
Symbol	Parameter		Conditions	Min	Тур	Max	
PHASE NO	ISE CHARACTERISTICS	S		•			
L _N (f) IF	IF Synthesizer Normali	ized Phase	TCXO Reference Source		-212.0		dBc/
	Noise Contribution (Note 10)		ID _o IF Bit = 1				Hz
L(f) IF	IF Synthesizer Single	LMX233xU	f _{IN} IF = 200 MHz		-99.00		dBc/
	Side Band Phase		f = 1 kHz Offset				Hz
	Noise Measured		$F_{\phi IF} = 200 \text{ kHz}$				
			Loop Bandwidth = 18 kHz				
			N = 1000				
			F _{OSC} = 10 MHz				
			$V_{OSC} = 0.632 V_{PP}$				
			ID _o IF Bit = 1				
			PWDN RF Bit = 1				
			$T_A = +25^{\circ}C$				
			(Note 11)				

Note 4: Some of the values in this range are illegal divide ratios (B < A). To obtain continuous legal division, the Minimum Divide Ratio must be calculated. Use N \geq P * (P-1), where P is the value of the prescaler selected.

Note 5: Refer to the LMX233xU f_{IN} Sensitivity Test Setup section

Note 6: Refer to the LMX233xU Charge Pump Test Setup section

Note 7: Refer to the Charge Pump Current Specification Definitions for details on how these measurements are made.

Note 8: Refer to the LMX233xU OSC_{in} Sensitivity Test Setup section

Note 9: Refer to the LMX233xU Serial Data Input Timing section

Note 10: Normalized Phase Noise Contribution is defined as : $L_N(f) = L(f) - 20 \log (N) - 10 \log (F_{\phi})$, where L(f) is defined as the single side band phase noise measured at an offset frequency, f, in a 1 Hz bandwidth. The offset frequency, f, must be chosen sufficiently smaller than the PLL's loop bandwidth, yet large enough to avoid substantial phase noise contribution from the reference source. N is the value selected for the feedback divider and F_{ϕ} is the RF/IF phase detector comparison frequency.

Note 11: The synthesizer phase noise is measured with the LMX2330TMEB/LMX2330SLBEB Evaluation boards and the HP8566B Spectrum Analyzer.

















10136661



Typical Performance Characteristics Input Impedance (Continued) LMX233xU TSSOP and LMX233xU CSP f_{IN} RF Input Impedance Table

f _{in} RF	V _{cc} =	V _P RF = 3.(
f _{in} RF II (MHz)			$V(T_A = 2t)$	5°C)	>	cc = Vp	RF = 5.51	/ (T _A = 25	°C)	>	cc = V	RF = 3.0	V (T _A = 25	°C)	-	$V_{cc} = V_{f}$	• RF = 5.5	V (T _A = 25	C)
	1 21	ୟ Zf _{in} RF (Ω)	<mark>ን</mark> ። Zf _{in} RF (Ω)	IZf _{in} RFI (Ω)	Ŀ	ZL	æ Zf _{in} RF (Ω)	ን " Zf _{IN} RF (Ω)	IZf _{in} RFI (Ω)	L	Z	Rε Zf _{IN} RF (Ω)	<u>ን</u> ። Zf _{IN} RF (Ω)	IZf _{in} RFi (Ω)	L	ZL	æ Zf _{in} RF (Ω)	ን <mark>መ</mark> Zf _{IN} RF (Ω)	IZf _{in} RFI (Ω)
100 0.6	62 -6.2%	3 439.774	-319.866	543.798	0.862	-6.07	148.230 -	318.841	550.064	0.864	-6.44 4	131.004	-330.013	542.838	0.864	-6.30	438.240	-327.814	547.281
200 0.6	34 -9.3(307.614	-272.274	410.803	0.834	-00.6	316.479 -	271.581	417.031	0.836	-9.88	291.252	-277.923	402.577	0.836	-9.57	300.190	-277.552	408.838
300 0.6	20 -12.1	1 237.700	-249.291	344.452	0.821 -	-11.66	247.264 -	251.098	352.406	0.821 -	13.24 2	215.318	-248.361	328.702	0.821	-12.76	224.624	-249.637	335.819
400 0.8	08 -15.2	5 185.048	-227.171	293.001	0.808 -	-14.61	194.668 -	229.054	300.601	0.808 -	16.88 1	163.190	-219.893	273.832	0.808	-16.24	171.345	-222.518	280.844
500 0.7	96 -18.5	1 147.785	-203.923	251.843	0.796 -	-17.66	156.935 -	207.313	260.014	0.793 -	20.90	126.193	-191.939	229.707	0.794	-20.00	133.885	-196.200	237.528
600 0.7	81 -21.8	11 122.091	-181.461	218.710	0.782 -	-20.70	130.906 -	185.850	227.325	0.775 -	24.82	102.956	-168.026	197.060	0.777	-23.70	109.531	-172.887	204.663
700 0.7	65 -24.7	2 106.107	-163.758	195.129	0.767 -	23.45	113.780 -	168.514	203.329	0.749 -	28.29	90.820	-146.582	172.437	0.752	-27.02	96.279	-151.333	179.363
800 0.7	60 -28.3	15 87.984	-150.524	174.352	0.762 -	-26.97	94.255 -	155.481	181.819	0.742 -	31.22	79.737	-136.782	158.327	0.746	-29.85	84.470	-141.473	164.772
900 0.7	47 -32.6	0 73.777	-134.500	153.406	0.750 -	-30.95	79.270	139.668	160.596	0.739 -	36.04	64.577	-123.951	139.764	0.742	-34.37	69.006	-128.610	145.954
1000 0.7	32 -36.6	8 64.122	-120.908	136.859	0.735 -	-34.73	69.215 -	126.104	143.851	0.719 -	41.44	55.019	-108.415	121.577	0.723	-39.46	58.684	-113.123	127.439
1100 0.7	17 -41.2	55.780	-108.398	121.908	0.720 -	-39.12	60.041 -	113.215	128.151	0.694 -	47.27	48.056	-94.403	105.931	0.698	-45.08	51.159	-98.547	111.035
1200 0.6	98 -46.2	49.180	-96.605	108.403	0.702 -	-43.84	52.848 -	101.254	114.216	0.669 -	53.59	42.269	-82.401	92.610	0.674	-51.01	45.061	-86.388	97.434
1300 0.6	78 -51.4	13 43.982	-86.291	96.853	0.683 -	-48.77	47.173	-90.676	102.212	0.641 -	60.42	37.856	-71.653	81.039	0.647	-57.50	40.230	-75.400	85.461
1400 0.6	63 -56.6	39.397	-77.901	87.296	0.667 -	-53.71	42.317	-82.070	92.337	0.610 -	68.33	34.108	-61.481	70.308	0.613	-64.90	36.477	-64.872	74.424
1500 0.6	49 -62.0	35.566	-70.500	78.963	0.653 -	-58.74	38.281	-74.569	83.821	0.577 -	77.01	31.049	-52.388	60.898	0.581	-73.18	33.064	-55.554	64.649
1600 0.6	30 -67.5	32.912	-63.544	71.562	0.634	-63.96	35.335	-67.423	76.121	0.539 -	84.86	29.732	-44.952	53.895	0.543	-80.36	31.654	-48.119	57.597
1700 0.6	08 -72.2	2 31.565	-57.996	66.030	0.614 -	-68.51	33.590	-61.632	70.191	0.477 -	27.97	100.359	-58.171	115.999	0.487	-84.99	33.106	-42.105	53.562
1800 0.5	96 -75.6	30.440	-54.462	62.392	0.601	-71.81	32.358	-57.943	66.366	0.455	89.90	32.829	-37.624	49.933	0.468	-85.87	33.886	-40.554	52.847
1900 0.5	98 -80.0	06 27.915	-51.164	58.284	0.602	-76.22	29.678	-54.335	61.912	0.493	87.34	29.357	-38.214	48.189	0.500	-88.90	29.576	-39.369	49.241
2000 0.6	307 -85.3	31 24.914	-47.651	53.771	0.607 -	-81.32	26.675	-50.603	57.203	0.520	79.89	25.120	-35.225	43.264	0.521	84.05	26.396	-37.576	45.921
2100 0.6	312 89.2	4 22.502	-43.994	49.414	0.611	-86.42	21.612	42.064	47.292	0.529	70.97	22.177	-30.771	37.930	0.525	75.52	23.556	-33.043	40.580
2200 0.6	305 84.0	9 21.289	-40.358	45.629	0.602	88.61	22.901	-43.251	48.940	0.531	61.99	20.155	-26.331	33.159	0.524	66.93	21.544	-28.595	35.802
2300 0.5	594 78.4	4 20.367	-36.566	41.855	0.589	83.13	21.961	-39.298	45.018	0.533	52.71	18.533	-21.975	28.747	0.525	57.61	19.706	-24.119	31.146
2400 0.5	590 72.2	7 19.111	-32.907	38.054	0.584	77.11	20.598	-35.536	41.074	0.550	43.18	16.578	-17.883	24.385	0.537	47.69	17.671	-19.749	26.501
2500 0.5	586 67.2	4 18.297	-30.064	35.194	0.576	72.09	19.792	-32.516	38.066	0.583	34.44	14.340	-14.328	20.272	0.566	38.69	15.416	-16.055	22.257

LMX2330U/LMX2331U/LMX2332U

10136670





Typical Performance Characteristics Input Impedance (Continued) LMX233xU TSSOP and LMX233xU CSP f_{N} IF Input Impedance Table

				LM	X233×U T	SSOP	Zf _{IN} IF								MX233xU	CSP 2	Zf _{in} IF			
		V _{cc} = V	P IF = 3.0	V (T _A = 25	°C)	-	$V_{cc} = V_1$, IF = 5.5V	(T _A = 25°	ĵ	2	$c_{cc} = V_{P}$, IF = 3.0\	/ (T _A = 25	°C)		$V_{cc} = V$	$I_{\rm P}$ IF = 5.5	V (T _A = 25°	ΰ
f _{IN} IF (MHz)	Ŀ	ZL	Re Zf _{IN} IF (Ω)	مر Zf _{IN} IF (Ω)	IZf _{in} IFI (Ω)	ITI	ZL	Re Zf _{IN} IF (Ω)	<mark>ን።</mark> Zf _{IN} IF (Ω)	IZf _{in} IFI (Ω)	LI	ZL	ୟ Zf _{IN} IF (Ω)	‰ Zf _{iN} IF (Ω)	IZf _{in} IFI (Ω)	L	ZL	Re Zf _{in} IF (Ω)	‰ Zf _{IN} IF (Ω)	IZf _{in} IFI (Ω)
50	0.884	-3.93	621.523	-345.924	711.305	0.885	-3.81	530.568 -	340.995	716.864	0.899	-1.69	874.934	-242.583	907.940	0.899	-1.67	874.127	-239.189	906.261
75	0.873	-5.30	503.424	-340.786	607.923	0.873	-5.18	511.352 -	338.259	613.107	0.891	-3.44	683.122	-354.024	769.408	0.891	-3.33	692.599	-349.036	775.577
100	0.861	-6.42	429.629	-319.996	535.704	0.861	-6.24	438.666	318.001	541.805	0.880	-4.98	535.334	-360.736	645.533	0.879	-4.85	543.967	-357.157	650.739
125	0.851	-7.27	384.494	-301.186	488.414	0.852	-7.10	391.664 -	300.482	493.650	0.868	-6.23	445.309	-339.295	559.840	0.868	-6.06	454.188	-337.263	565.715
150	0.844	-8.11	349.099	-288.744	453.038	0.844	-7.90	356.461 -	287.182	457.753	0.858	-7.26	388.975	-319.049	503.085	0.858	-7.07	397.015	-317.892	508.603
175	0.837	-8.85	322.082	-276.707	424.622	0.837	-8.57	330.546 -	275.058	430.020	0.850	-8.18	348.616	-303.517	462.229	0.850	-7.98	356.200	-303.914	468.233
200	0.832	-9.54	300.314	-268.356	402.745	0.832	-9.22	309.296 -	267.480	408.913	0.843	-9.07	316.481	-291.646	430.369	0.844	-8.84	324.033	-291.128	435.606
225	0.827	-10.29	279.576	-260.995	382.467	0.827	-9.95	288.264 -	260.187	388.322	0.838	-9.93	289.893	-282.342	404.666	0.839	-9.66	297.640	-282.345	410.254
250	0.823	-11.04	261.205	-254.758	364.870	0.823 -	-10.64	270.659 -	254.417	371.462	0.834 -	10.77	267.263	-274.027	382.780	0.834	-10.45	275.672	-273.085	388.034
275	0.819	-11.80	244.399	-248.227	348.350	0.818 -	-11.38	253.507 -	247.511	354.299	0.830 -	11.63	247.024	-265.175	362.407	0.829	-11.24	256.102	-265.264	368.719
300	0.814	-12.58	228.964	-241.239	332.597	0.815	-12.14	237.587 -	241.965	339.109	0.826 -	12.50	228.671	-257.705	344.532	0.826	-12.08	237.603	-257.879	350.652
325	0.812	-13.36	214.910	-236.082	319.251	0.811	-12.84	224.277 -	236.738	326.106	0.823 -	13.38	212.305	-250.287	328.203	0.822	-12.90	221.471	-251.212	334.899
350	0.807	-14.18	201.728	-228.591	304.874	0.807	-13.62	210.927 -	230.202	312.223	0.819 -	14.23	198.231	-242.453	313.176	0.819	-13.73	206.868	-244.557	320.316
375	0.804	-14.98	189.889	-223.629	293.373	0.804	-14.44	198.121 -	224.602	299.497	0.816 -	15.21	183.656	-234.712	298.025	0.815	-14.63	192.740	-236.735	305.274
400	0.801	-15.85	178.372	-217.315	281.144	0.801	-15.20	187.401 -	219.200	288.388	0.812 -	16.09	172.185	-227.189	285.066	0.812	-15.48	180.755	-229.880	292.433
425	0.797	-16.72	167.895	-211.342	269.915	0.797	-16.02	176.917 -	213.413	277.208	0.809 -	17.02	160.959	-220.345	272.873	0.808	-16.36	169.600	-222.898	280.085
450	0.794	-17.57	158.542	-205.691	259.700	0.794	-16.81	167.586 -	208.198	267.267	0.805 -	17.99	150.694	-213.253	261.124	0.805	-17.28	158.914	-216.102	268.242
475	0.790	-18.41	150.375	-199.750	250.026	0.791	-17.67	158.301 -	202.585	257.099	0.802 -	18.98	141.126	-206.449	250.075	0.802	-18.16	149.611	-210.221	258.024
500	0.787	-19.24	142.803	-194.502	241.295	0.787	-18.43	150.871 -	197.426	248.474	0.799 -	19.92	132.835	-200.384	240.414	0.799	-19.09	140.765	-204.004	247.856
525	0.783	-20.10	135.793	-188.890	232.635	0.783	-19.20	144.065 -	192.240	240.231	0.796 -	-20.90	125.186	-193.960	230.851	0.796	-20.03	132.797	-197.693	238.154
550	0.779	-20.93	129.745	-183.353	224.616	0.780	-19.97	137.814 -	187.051	232.338	0.793 -	21.89	118.197	-187.808	221.906	0.792	-20.97	125.698	-191.502	229.070
575	0.775	-21.73	124.298	-178.182	217.253	0.776	-20.75	131.867 -	182.250	224.954	0.789 -	-22.85	112.161	-181.851	213.658	0.789	-21.92	118.871	-185.881	220.640
600	0.770	-22.59	119.110	-172.763	209.843	0.771	-21.53	126.693 -	176.798	217.506	0.785 -	23.86	106.393	-175.910	205.581	0.785	-22.85	113.154	-180.132	212.723
																				10136675

LMX2330U/LMX2331U/LMX2332U



www.national.com

22

Typical Performance Characteristics Input Impedance (Continued) LMX233xU TSSOP and LMX233xU CSP OSC_{in} Input Impedance Table

					LMX	(233×U T	SSOP Z()SC _{in}									LMX	233XU C	SP ZOS	ۍ ۳				
		ž	cc = 3.0V	r (T _A = 25	() ()			Š	ю = 5.5V	(T _A = 25'	Ç			Vcc	= 3.0V	TA = 25°	6			Vcc	= 5.5V (T _A = 25°	6	
	8 8 0	C, BUFI WERED	ER P	SO MO	C, BUFF VERED D	-ER OWN	SO	C _{in} BUFF WERED	UP P	POW	C. BUFF	ER JWN	0SC POV	C, BUFFI VERED (ER U	OS(POWE	A BUFF	er WN	0SC POV	NERED (щ е	DSCO	ERED DC	NN NN
Fosc	Re ZOSC _{in}	ZOSC	IZOSC _{in} l	Re ZOSC _{in}	In ZOSC _{in}	IZOSC	Re ZOSC _{in}	Im ZOSC _{in}	IZOSC _{In} I	Re ZOSC _{in}	In ZOSCIn	IZOSC _{in} I	Re ZOSCIn	ZOSC	ZOSCII	ZOSCh	ZOSC	ZOSC	Re ZOSCIn	ZOSCIN	ZOSC _{In} I	Re ZOSC _{in}	ZOSC	zosc _{in} l
(MH2 5.0	2291.113	(1.1) -8000.376	(12) 8321.972	(52) 985.863	-11825.209	(52) 11866.234	(12) 2832.878	(52) -6774.525	(22) 7342.982	(52) 1246.071 -	(52) 11436.600	(52) 11504.282	5107.688 -	(12) 9526.374	(12) 10809.27	(52) 1154.104 -	(52) 18073.24	(22) 18544.50	(52) 4698.960 -	(52) 6544.007 8	(13) 3056.318	(12) 1154.104 -	(52) 18073.24	(52) 8544.50
7.5	1202.389	-5538.197	5667.218	294.460	-7640.322	7645.994	1267.479	-4861.053	5023.579	520.098	-7675.309	7692.910	2249.061 -	6544.475	6920.146	1571.331	10205.48	10325.74	2626.329 -	4998.105	646.119	1812.311 -	10602.90	0756.68
10.0	791.970	-4218.658	4292.353	266.942	-5793.060	5799.207	739.926	-3754.673	3826.886	484.656	-5659.675	5680.388	1664.886 -	5170.920	5432.335	1066.661 -	8350.651	8418.499	1625.723 -	4209.219	1512.261	976.808 -	8800.590	854.633
12.5	527.664	-3418.978	3459.456	197.874	-4547.094	4551.397	544.280	-3078.845	3126.584	196.239	-4665.169	4669.295	1048.750 -	4245.537	4373.153	727.756 -	6341.105	6382.730	1182.342 -	3466.982	3663.045	899.697 -	6248.932	313.367
15.0	343.020	-2817.993	2838.794	161.801	-3761.566	3765.044	416.644	-2536.243	2570.238	160.236	-3799.626	3803.003	872.629 -	3558.426	3663.861	442.319 -	5658.273	5675.536	856.006 -	2977.931	3098.519	436.542 -	5712.788	5729.443
17.5	316.446	-2439.647	2460.085	141.326	-3203.351	3206.467	309.867	-2192.584	2214.372	196.400	-3305.741	3311.570	691.377	3158.030	3232.825	296.061 -	4799.917	4809.039	697.781 -	2605.886	2697.692	309.618 -	4985.007	1994.613
20.0	228.526	-2179.146	2191.096	63.505	-2879.931	2880.631	227.640	-1974.267	1987.347	73.816	-2917.281	2918.215	559.597	2791.912	2847.441	194.872 -	4242.475	4246.948	554.417 -	2318.961	2384.315	303.378 -	4345.597	356.174
22.5	211.659	-1932.535	1944.091	98.108	-2543.330	2545.222	214.873	-1741.101	1754.310	103.131	-2608.411	2610.449	442.147	2512.522	2551.129	186.123 -	3777.847	3782.429	485.437 -	2041.170	2098.100	168.163 -	3935.873	939.464
25.0	163.618	-1762.903	1770.480	89.270	-2340.221	2341.923	169.812	-1589.814	1598.857	67.246	-2388.967	2389.913	444.524	2261.024	2304.307	170.072 -	3402.400	3406.648	424.599 -	1865.270	1912.986	174.460 -	3506.895	11.232
27.5	163.733	-1589.620	1598.030	69.675	-2106.253	2107.405	160.401	-1435.713	1444.646	69.923	-2161.702	2162.832	367.245	2060.013	2092.491	191.739 -	3114.867	3120.763	379.086 -	1714.793	1756.195	159.273 -	3213.478	\$217.422
30.0	148.446	-1463.071	1470.583	81.310	-1926.889	1928.604	141.501	-1314.929	1322.520	67.843	-1984.769	1985.928	356.692 -	1893.442	1926.747	188.280 -	2837.317	2843.557	357.340 -	1567.979	1608.182	157.424	2934.223	938.443
32.5	130.683	-1340.206	1346.562	46.548	-1750.824	1751.443	121.612	-1213.403	1219.482	37.610	-1812.700	1813.090	348.916 -	1776.540	1810.480	129.014 -	2664.486	2667.608	332.065 -	1461.571	1498.818	157.389 -	2780.469	784.920
35.0	126.059	-1255.034	1261.349	38.046	-1662.230	1662.666	116.385	-1131.429	1137.399	45.646	-1689.748	1690.365	302.932 -	1648.356	1675.961	95.424	2471.170	2473.011	299.913 -	1358.120	1390.840	125.530 -	2600.472	603.500
37.5	115.848	-1178.954	1184.632	37.202	-1547.816	1548.263	109.381	-1064.461	1070.066	36.346	-1591.439	1591.854	300.020	1549.601	1578.377	117.732 -	2331.694	2334.664	284.654 -	1274.370	305.774	144.727	2419.904	424.228
40.0	108.280	-1089.931	1095.296	36.351	-1439.460	1439.919	100.267	-985.544	990.631	39.180	-1470.482	1471.004	281.334 -	1454.298	1481.260	81.318	2182.473	2183.987	273.323 -	1199.918	230.654	152.283	2302.913	307.942
																								10136678



Charge Pump Current Specification Definitions

 $\rm ID_o$ refers to either $\rm ID_o~RF$ or $\rm ID_o~IF$

Charge Pump Output Current Magnitude Variation Vs Charge Pump Output Voltage

$$ID_{0} Vs VD_{0} = \frac{(||1| - ||3|)}{(||1| + ||3|)} \times 100\%$$
$$= \frac{(||4| - ||6|)}{(||4| + ||6|)} \times 100\%$$

Charge Pump Output Sink Current Vs Charge Pump Output Source Current Mismatch

$$ID_{o}$$
 SINK Vs ID_{o} SOURCE = $\frac{||2| - ||5|}{\frac{1}{2}(||2| + ||5|)} \times 100\%$

Charge Pump Output Current Magnitude Variation Vs Temperature

$$ID_{o} Vs T_{A} = \frac{|I_{2}||_{T_{A}} - |I_{2}||_{T_{A} = 25^{\circ}C}}{|I_{2}||_{T_{A} = 25^{\circ}C}} \times 100\%$$
$$= \frac{|I_{5}||_{T_{A}} - |I_{5}||_{T_{A} = 25^{\circ}C}}{|I_{5}||_{T_{A} = 25^{\circ}C}} \times 100\%$$

www.national.com



The block diagram above illustrates the setup required to measure the LMX233xU device's RF charge pump sink current. The same setup is used for a LMX2330TMEB Evaluation Board. The IF charge pump measurement setup is similar to the RF charge pump measurement setup. The purpose of this test is to assess the functionality of the RF charge pump.

This setup uses an open loop configuration. A power supply is connected to V_{cc} and swept from 2.7V to 5.5V. By means of a signal generator, a 10 MHz signal is typically applied to the f_{IN} RF pin. The signal is one of two inputs to the phase detector. The 3 dB pad provides a 50 Ω match between the PLL and the signal generator. The OSC_{in} pin is tied to V_{cc}. This establishes the other input to the phase detector. Alternatively, this input can be tied directly to the ground plane. With the D_o RF pin connected to a Semiconductor Parameter Analyzer in this way, the sink, source, and TRI-STATE currents can be measured by simply toggling the **Phase Detector Polarity** and **Charge Pump State** states in Code Loader. Similarly, the LOW and HIGH currents can be measured by switching the **Charge Pump Gain's** state between **1X** and **4X** in Code Loader.

Let F_r represent the frequency of the signal applied to the OSC_{in} pin, which is simply zero in this case (DC), and let F_p represent the frequency of the signal applied to the f_{IN} RF pin. The phase detector is sensitive to the rising edges of F_r and F_p . Assuming positive VCO characteristics; the charge pump turns ON and sinks current when the first rising edge of F_p is detected. Since F_r has no rising edge, the charge pump continues to sink current indefinitely.

Toggling the **Phase Detector Polarity** state to negative VCO characteristics allows the measurement of the RF charge pump source current. Likewise, selecting **TRI-STATE** (TRI-STATE ID_o RF Bit = 1) for **Charge Pump State** in Code Loader facilitates the measurement of the TRI-STATE current.

The measurements are repeated at different temperatures, namely $T_A = -40^{\circ}C$, +25°C, and +85°C.



The block diagram above illustrates the setup required to measure the LMX233xU device's RF input sensitivity level. The same setup is used for a LMX2330TMEB Evaluation Board. The IF input sensitivity test setup is similar to the RF sensitivity test setup. The purpose of this test is to measure the acceptable signal level to the f_{IN} RF input of the PLL chip. Outside the acceptable signal range, the feedback divider begins to divide incorrectly and miscount the frequency.

The setup uses an open loop configuration. A power supply is connected to V_{cc} and swept from 2.7V to 5.5V. The IF PLL is powered down (PWDN IF Bit = 1). By means of a signal generator, an RF signal is applied to the f_{IN} RF pin. The 3 dB pad provides a 50 Ω match between the PLL and the signal generator. The OSC_{in} pin is tied to V_{cc}. The N value is typically set to 10000 in Code Loader, i.e. RF N_CNTRB Word = 156 and RF N_CNTRA Word = 16 for PRE RF Bit = 1 (LMX2330U) or PRE RF = 0 (LMX2331U and LMX2332U). The feedback divider output is routed to the F_oLD pin by selecting the **RF PLL N Divider Output** word (F_oLD Word =

6 or 14) in Code Loader. A Universal Counter is connected to the F_oLD pin and tied to the 10 MHz reference output of the signal generator. The output of the feedback divider is thus monitored and should be equal to $f_{\rm IN}$ RF / N.

The f_{IN} RF input frequency and power level are then swept with the signal generator. The measurements are repeated at different temperatures, namely $T_A = -40^{\circ}C$, $+25^{\circ}C$, and $+85^{\circ}C$. Sensitivity is reached when the frequency error of the divided RF input is greater than or equal to 1 Hz. The power attenuation from the cable and the 3 dB pad must be accounted for. The feedback divider will actually miscount if too much or too little power is applied to the f_{IN} RF input. Therefore, the allowed input power level will be bounded by the upper and lower sensitivity limits. In a typical application, if the power level to the f_{IN} RF input approaches the sensitivity limits, this can introduce spurs and degradation in phase noise. When the power level gets even closer to these limits, or exceeds it, then the RF PLL loses lock.



10136641

The block diagram above illustrates the setup required to measure the LMX233xU device's OSC_{in} buffer sensitivity level. The same setup is used for a LMX2330TMEB Evaluation Board. This setup is similar to the ${\rm f}_{\rm IN}$ sensitivity setup except that the signal generator is now connected to the OSC_{in} pin and both f_{IN} pins are tied to V_{CC} . The 51 Ω shunt resistor matches the OSC_{in} input to the signal generator. The R counter is typically set to 1000, i.e. RF R_CNTR Word = 1000 or IF R_CNTR Word = 1000. The reference divider output is routed to the $\rm F_oLD$ pin by selecting the $\rm RF~PLL~R$ Divider Output word (F_oLD Word = 2 or 10) or the IF PLL R **Divider Output** word (F_0 LD Word = 1 or 9) in Code Loader.

Similarly, a Universal Counter is connected to the FoLD pin and is tied to the 10 MHz reference output from the signal generator. The output of the reference divider is monitored and should be equal to OSC_{in}/ RF R_CNTR or OSC_{in}/ IF R_CNTR.

Again, V_{CC} is swept from 2.7V to 5.5V. The OSC_{in} input frequency and voltage level are then swept with the signal generator. The measurements are repeated at different temperatures, namely T_A = -40°C, +25°C, and +85°C. Sensitivity is reached when the frequency error of the divided input signal is greater than or equal to 1 Hz.

Test Setups (Continued)



The block diagram above illustrates the setup required to measure the LMX233xU device's RF input impedance. The IF input impedance and reference oscillator impedance setups are very much similar. The same setup is used for a LMX2330TMEB Evaluation Board. Measuring the device's input impedance facilitates the design of appropriate matching networks to match the PLL to the VCO, or in more critical situations, to the characteristic impedance of the printed circuit board (PCB) trace, to prevent undesired transmission line effects.

Before the actual measurements are taken, the Network Analyzer needs to be calibrated, i.e. the error coefficients need to be calculated. Therefore, three standards will be used to calculate these coefficients: an **open**, **short** and a **matched load**. A 1-port calibration is implemented here.

To calculate the coefficients, the PLL chip is first removed from the PCB. The Network Analyzer port is then connected to the RF OUT connector of the evaluation board and the desired operating frequency is set. The typical frequency range selected for the LMX233xU device's RF synthesizer is from 100 MHz to 2500 MHz. The standards will be located down the length of the RF OUT transmission line. The transmission line adds electrical length and acts as an offset from the reference plane of the Network Analyzer; therefore, it must be included in the calibration. Although not shown, 0 Ω resistors are used to complete the RF OUT transmission line (trace).

To implement an **open** standard, the end of the RF OUT trace is simply left open. To implement a **short** standard, a 0 Ω resistor is placed at the end of the RF OUT transmission line. Last of all, to implement a **matched load** standard, two 100 Ω resistors in parallel are placed at the end of the RF OUT transmission line. The Network Analyzer calculates the calibration coefficients based on the measured S₁₁ parameters. With this all done, calibration is now complete.

The PLL chip is then placed on the PCB. A power supply is connected to V_{CC} and swept from 2.7V to 5.5V. The OSC_{in} pin is tied to the ground plane. Alternatively, the OSC_{in} pin can be tied to V_{CC}. In this setup, the complementary input ($\overline{f_{IN}}$ RF) is AC coupled to ground. With the Network Analyzer still connected to RF OUT, the measured f_{IN} RF impedance is displayed.

Note: The impedance of the reference oscillator is measured when the oscillator buffer is powered up (PWDN RF Bit = 0 **or** PWDN IF Bit = 0), and when the oscillator buffer is powered down (PWDN RF Bit = 1 **and** PWDN IF Bit = 1).

LMX233xU Serial Data Input Timing



Notes:

- 1. Data is clocked into the 22-bit shift register on the rising edge of Clock
- 2. The MSB of Data is shifted in first.

1.0 Functional Description

The basic phase-lock-loop (PLL) configuration consists of a high-stability crystal reference oscillator, a frequency synthesizer such as the National Semiconductor LMX233xU, a voltage controlled oscillator (VCO), and a passive loop filter. The frequency synthesizer includes a phase detector, current mode charge pump, programmable reference R and feedback N frequency dividers. The VCO frequency is established by dividing the crystal reference signal down via the reference divider to obtain a comparison reference frequency. This reference signal, Fr, is then presented to the input of a phase/frequency detector and compared with the feedback signal, F_p , which was obtained by dividing the VCO frequency down by way of the feedback divider. The phase/frequency detector measures the phase error between the Fr and Fn signals and outputs control signals that are directly proportional to the phase error. The charge pump then pumps charge into or out of the loop filter based on the magnitude and direction of the phase error. The loop filter converts the charge into a stable control voltage for the VCO. The phase/frequency detector's function is to adjust the voltage presented to the VCO until the feedback signal's frequency and phase match that of the reference signal. When this "Phase-Locked" condition exists, the VCO frequency will be N times that of the comparison frequency, where N is the feedback divider ratio.

1.1 REFERENCE OSCILLATOR INPUT

The reference oscillator frequency for both the RF and IF PLLs is provided from an external reference via the OSC_{in} pin. The reference buffer circuit supports input frequencies from 5 to 40 MHz with a minimum input sensitivity of 0.5 V_{PP}. The reference buffer circuit has an approximate V_{CC}/2 input threshold and can be driven from an external CMOS or TTL logic gate. Typically, the OSC_{in} pin is connected to the output of a crystal oscillator.

1.2 REFERENCE DIVIDERS (R COUNTERS)

The reference dividers divide the reference input signal, OSC_{in}, by a factor of R. The output of the reference divider circuits feeds the reference input of the phase detector. This reference input to the phase detector is often referred to as the comparison frequency. The divide ratio should be chosen such that the maximum phase comparison frequency ($F_{\phi RF}$ or $F_{\phi IF}$) of 10 MHz is not exceeded.

The RF and IF reference dividers are each comprised of 15-bit CMOS binary counters that support a continuous integer divide ratio from 3 to 32767. The RF and IF reference divider circuits are clocked by the output of the reference buffer circuit which is common to both.

1.3 PRESCALERS

The f_{IN} RF (f_{IN} IF) and $\overline{f_{IN}}$ RF ($\overline{f_{IN}}$ IF) input pins drive the input of a bipolar, differential-pair amplifier. The output of the bipolar, differential-pair amplifier drives a chain of ECL D-type flip-flops in a dual modulus configuration. The output of the prescaler is used to clock the subsequent feedback dividers. The RF and IF PLL complementary inputs can be driven differentially, or the negative input can be AC coupled to ground through an external capacitor for single ended configuration. A 32/33 or a 64/65 prescale ratio can be selected for the 2.5 GHz LMX2330U RF synthesizer. A 64/65 or a 128/129 prescale ratio can be selected for both the LMX2331U and LMX2332U RF synthesizers. The IF circuitry contains an 8/9 or a 16/17 prescaler.

1.4 PROGRAMMABLE FEEDBACK DIVIDERS (N COUNTERS)

The programmable feedback dividers operate in concert with the prescalers to divide the input signal, $f_{\rm IN}$, by a factor of N. The output of the programmable reference divider is provided to the feedback input of the phase detector circuit. The divide ratio should be chosen such that the maximum phase comparison frequency ($F_{\phi \rm RF}$ or $F_{\phi \rm IF}$) of 10 MHz is not exceeded.

The programmable feedback divider circuit is comprised of an A counter (swallow counter) and a B counter (programmble binary counter). The RF N_CNTRA counter is a 7-bit CMOS swallow counter, programmable from 0 to 127. The IF N_CNTRA counter is also a 7-bit CMOS swallow counter, but programmable from 0 to 15. The three most significant bits are 'don't cares' in this case. The RF N_CNTRB and IF N_CNTRB counters are both 11-bit CMOS binary counters, programmable from 3 to 2047. A continuous integer divide ratio is achieved if $N \ge P^*$ (P-1), where P is the value of the prescaler selected. Divide ratios less than the minimum continuous divide ratio are achievable as long as the binary programmable counter value is greater than the swallow counter value (N_CNTRB ≥ N_CNTRA). Refer to Sections 2.6.1, 2.6.2, 2.7.1 and 2.7.2 for details on how to program the N CNTRA and N CNTRB counters. The following equations are useful in determining and programming a particular value of N:

 $N = (P \times N_CNTRB) + N_CNTRA$

 $f_{IN} = N \times F_{\phi}$

Definitions:

 $\mathsf{F}_{\phi}\!\!:$ RF or IF phase detector comparison frequency

f_{IN}: RF or IF input frequency

N_CNTRA: RF or IF A counter value

N_CNTRB: RF or IF B counter value

P: Preset modulus of the dual modulus prescaler LMX2330U RF synthesizer: P = 32 or 64 LMX2331U RF synthesizer: P = 64 or 128 LMX2332U RF synthesizer: P = 64 or 128 LMX233xU IF synthesizer: P = 8 or 16

1.5 PHASE/FREQUENCY DETECTORS

The RF and IF phase/frequency detectors are driven from their respective N and R counter outputs. The maximum frequency for both the RF and IF phase detector inputs is 10 MHz. The phase/frequency detector outputs control the respective charge pumps. The polarity of the pump-up or pump-down control signals are programmed using the **PD**-**POL RF** or **PD_POL IF** control bits, depending on whether the RF or IF VCO characteristics are positive or negative. Refer to **Sections 2.4.2** and **2.5.2** for more details. The phase/frequency detectors have a detection range of -2π to $+2\pi$. The phase/frequency detectors also receive a feedback signal from the charge pump in order to eliminate dead zone.

1.0 Functional Description (Continued)

PHASE COMPARATOR AND INTERNAL CHARGE PUMP CHARACTERISTICS



Notes:

- 1. The minimum width of the pump-up and pump-down current pulses occur at the D_o RF or D_o IF pins when the loop is phase locked.
- 2. The diagram assumes positive VCO characteristics, i.e. PD_POL RF or PD_POL IF = 1.
- 3. F_r is the phase detector input from the reference divider (R counter).
- 4. Fp is the phase detector input from the programmable feedback divder (N counter).
- 5. D_0 refers to either the RF or IF charge pump output.

1.6 CHARGE PUMPS

The charge pump directs charge into or out of an external loop filter. The loop filter converts the charge into a stable control voltage which is applied to the tuning input of the VCO. The charge pump steers the VCO control voltage towards V_P RF or V_P IF during pump-up events and towards GND during pump-down events. When locked, D_o RF or D_o IF are primarily in a TRI-STATE mode with small corrections occuring at the phase comparator rate. The charge pump output current magnitude can be selected by toggling the **ID**_o **RF** or **ID**_o **IF** control bits.

1.7 MICROWIRE SERIAL INTERFACE

The programmable register set is accessed via the MI-CROWIRE serial interface. The interface is comprised of three signal pins: Clock, Data and LE (Latch Enable). Serial data is clocked into the 22-bit shift register on the rising edge of Clock. The last two bits decode the internal control register address. When LE transitions HIGH, data stored in the shift register is loaded into one of four control registers depending on the state of the address bits. The MSB of Data is loaded in first. The synthesizers can be programmed even in power down mode. A complete programming description is provided in **Section 2.0 Programming Description**.

1.8 MULTI-FUNCTION OUTPUTS

The LMX233xU device's F_oLD output pin is a multi-function output that can be configured as the RF FastLock output, a push-pull analog lock detect output, counter reset, or used to monitor the output of the various reference divider (R counter) or feedback divider (N counter) circuits. The F_oLD control word is used to select the desired output function. When the PLL is in powerdown mode, the F_oLD output is pulled to a LOW state. A complete programming description of the multi-function output is provided in **Section 2.8** F_oLD .

1.8.1 Push-Pull Analog Lock Detect Output

An analog lock detect status generated from the phase detector is available on the F_oLD output pin if selected. The lock detect output goes HIGH when the charge pump is inactive. It goes LOW when the charge pump is active during a comparison cycle. When viewed with an oscilloscope, narrow negative pulses are observed when the charge pump turns on. The lock detect output signal is a push-pull configuration.

Three separate lock detect signals are routed to the multiplexer. Two of these monitor the 'lock' status of the individual synthesizers. The third detects the condition when both the RF and IF synthesizers are in a 'locked state'. External circuitry however, is required to provide a steady DC signal to indicate when the PLL is in a locked state. Refer to **Section 2.8 F_oLD** for details on how to program the different lock detect options.

1.0 Functional Description (Continued)

1.8.2 Open Drain FastLock Output

The LMX233xU Fastlock feature allows faster loop response time during lock aquisition. The loop response time (lock time) can be approximately halved if the loop bandwidth is doubled. In order to achieve this, the same gain/ phase relationship at twice the loop bandwidth must be maintained. This can be achieved by increasing the charge pump current from 0.95 mA (ID_o RF Bit = 0) in the steady state mode, to 3.8 mA (ID, RF Bit = 1) in Fastlock. When the F, LD output is configured as a FastLock output, an open drain device is enabled. The open drain device switches in a parallel resistor R2' to ground, of equal value to resistor R2 of the external loop filter. The loop bandwidth is effectively doubled and stability is maintained. Once locked to the correct frequency, the PLL will return to a steady state condition. Refer to Section 2.8 F, LD for details on how to configure the F, LD output to an open drain Fastlock output.

1.8.3 Counter Reset

Three separate counter reset functions are provided. When the F_oLD is programmed to **Reset IF Counters**, both the IF feedback divider and the IF reference divider are held at their load point. When the **Reset RF Counters** is programmed, both the RF feedback divider and the RF reference divider are held at their load point. When the **Reset All Counters** mode is enabled, all feedback dividers and reference dividers are held at their load point. When the device is programmed to normal operation, both the feedback divider and reference divider are enabled and resume counting in 'close' alignment to each other. Refer to **Section 2.8** F_oLD for more details.

1.8.4 Reference Divider and Feedback Divider Output

The outputs of the various N and R dividers can be monitored by selecting the appropriate F_oLD word. This is essential when performing OSC_{in} or f_{iN} sensitivity measurements. Refer to the **Test Setups** section for more details. Refer to **Section 2.8** F_oLD for more details on how to route the appropriate divider output to the F_oLD pin.

1.9 POWER CONTROL

Each synthesizer in the LMX233xU device is individually power controlled by device powerdown bits. The powerdown word is comprised of the **PWDN RF** (**PWDN IF**) bit, in conjuction with the **TRI-STATE ID**_o **RF** (**TRI-STATE ID**_o **IF**) bit. The powerdown control word is used to set the operating mode of the device. Refer to **Sections 2.4.4**, **2.5.4**, **2.6.4**, and **2.7.4** for details on how to program the RF or IF powerdown bits.

When either the RF synthesizer or the IF synthesizer enters the powerdown mode, the respective prescaler, phase detector, and charge pump circuit are disabled. The D_o RF (D_o IF), f_{IN} RF (f_{IN} IF), and $\overline{f_{IN}}$ RF ($\overline{f_{IN}}$ IF) pins are all forced to a high impedance state. The reference divider and feedback divider circuits are held at the load point during powerdown. The oscillator buffer is disabled when both the RF and IF synthesizers are powered down. The OSC_{in} pin is forced to a HIGH state through an approximate 100 k Ω resistance when this condition exists. When either synthesizer is activated, the respective prescaler, phase detector, charge pump circuit, and the oscillator buffer are all powered up. The feedback divider, and the reference divider are held at load point. This allows the reference oscillator, feedback divider, reference divider and prescaler circuitry to reach proper bias levels. After a finite delay, the feedback and reference dividers are enabled and they resume counting in 'close' alignment (the maximum error is one prescaler cycle). The MICROWIRE control register remains active and capable of loading and latching data while in the powerdown mode.

Synchronous Powerdown Mode

In this mode, the powerdown function is gated by the charge pump. When the device is configured for synchronous powerdown, the device will enter the powerdown mode upon completion of the next charge pump pulse event.

Asynchronous Powerdown Mode

In this mode, the powerdown function is NOT gated by the completion of a charge pump pulse event. When the device is configured for asynchronous powerdown, the part will go into powerdown mode immediately.

TRI-STATE ID _o	PWDN	Operating Mode
0	0	PLL Active, Normal Operation
1	0	PLL Active, Charge Pump Output in High Impedance State
0	1	Synchronous Powerdown
1	1	Asynchronous Powerdown

Notes:

1. TRI-STATE ID_o refers to either the TRI-STATE ID_o RF or TRI-STATE ID_o IF bit .

2. PWDN refers to either the PWDN RF or PWDN IF bit.

2.0 Programming Description

2.1 MICROWIRE INTERFACE

The 22-bit shift register is loaded via the MICROWIRE interface. The shift register consists of a 20-bit *Data*[19:0] *Field* and a 2-bit *Address*[1:0] *Field* as shown below. The Address Field is used to decode the internal control register address. When LE transitions HIGH, data stored in the shift register is loaded into one of 4 control registers depending on the state of the address bits. The MSB of Data is loaded in first. The Data Field assignments are shown in **Section 2.3 CONTROL REGISTER CONTENT MAP**.

MSB			LSB
	Data[19:0]		Address[1:0]
21		2	1 0

2.2 CONTROL REGISTER LOCATION

The address bits Address[1:0] decode the internal register address. The table below shows how the address bits are mapped into the target control register.

Addre	ss[1:0]	Target
Fie	eld	Register
0	0	IF R
0	1	RF R
1	0	IF N
1	1	RF N

2.3 CONTROL REGISTER CONTENT MAP

The control register content map describes how the bits within each control register are allocated to specific control functions.

cant Bit	0	iress eld	0	-	0	-
Signific	-	Adc	0	0	-	-
Least	~					
	e					
	4				A[6:0]	A[6:0]
	2				CNTR	I_CNTR
	9				∠ ≝	RF
	2					
ATION	œ		[14:0]	{[14:0]		
IT LOC	6		CNTR	R_CNTF		
STER B	10		Ľ ≝	RF		
T REGI	₽	a Field				
SHIF	12	Data				
	13				[0:	[0:0
	14				UTRB[10	VTRB[10
	15					RF N_CI
	16				_	
	17			POL RF		
	18		° ⊔ ⊔	о В Ш	-	
ant Bit	19		2 TRI- STATE ID _o	3 TRI- STATE ID _o		
Signific	20		0 F _o LD2	1 Fold	L PRE	N PRE RF
Most	21		FoLD(E°CD.	PWD	I PWDN RF
Reg.			н Н	RF R	N L	RF N

2.4 IF R REGISTER

The IF R register contains the IF R_CNTR, PD_POL IF, ID_o IF, and TRI-STATE ID_o IF control words, in addition to two bits that compose the F_oLD control word. The detailed descriptions and programming information for each control word is discussed in the following sections. IF R_CNTR[14:0]

Reg.	Most	Sign	ifican	t Bit					SHIF	T REG	ISTER I	BIT LO	OCATIO	N			Least S	ignific	ant Bit
-	21	20	19	18	17	16 1	15	14	13	12 1	1 10	9	8	7 6	5	4	3	2 1	0
		1		I		I		<u> </u>				1				1 1		Ac	dress
									D	ata Fié	ela							1	ield
IF R	F _o LD0	F₀LD2	TRI- STATE ID _o IF	ID _o IF	PD_ POL IF						IF R_	CNTF	8[14:0]					0	0
24	1 15				EQV	ITUEQI	70		CDAM							ED)			.161
Th pro	e IF re hibite	eferen d.	ce div	ider (II	F R_C	NTR) ca	an l	be prog	gramme	ed to su	pport di	vide ra	tios fror	n 3 to 3	2767. E	en) Divide ra	atios les	s than :	are
	Divide	Rati	0					-			IF R_	CNTF	[14:0]						
				14	13	3 12	2	11	10	9	8	7	6	5	4	3	2	1	0
	;	3		0	0	0		0	0	0	0	0	0	0	0	0	0	1	1
		4		0	0	0		0	0	0	0	0	0	0	0	0	1	0	0
		•		•	•	•		•	•	•	•	٠	•	•	•	•	•	•	•
	32	767		1	1	1		1	1	1	1	1	1	1	1	1	1	1	1
2.4	.2 PD		IF		IF SY	NTHES	IZF	R PH/	SE DE	TECTO			,					IF RÍ	171
Th	e PD	POL	IF bit i	s use	d to co	ontrol th	ne II	F synth	nesizer'	s phase	e detect	or pola	arity bas	ed on t	ne VCC) tuninc	charac	teristics	•••] 6.
												· 	,						
	Con	itrol E	Bit		Regi	ster Lo	cat	ion		Descr	iption				F	unctior	1	4	
							71			haaa D	ataatax				i e				
	PD_	POL					/]		Pola	nase D ritv	elector			J Negal	ive			osilive	
										inty			Chara	, cteristic:	6	C C	haracte	ristics	
2.4 Th	l. 3 ID , e ID _o	, IF IF bit	contro	ols the	IF S	YNTHE	I C FRI SIZ	F VCO DUTPUT EQUENCI	IF VC	VCO INP gain. T		PD_ PD_ GE ENT G rent le	POL IF = POL IF = 0 1013660 AIN vels are	availab	e.			IF F	[18]
		44.41.7			,				 T	Derr	latic								
	Con	itrol E	JIT		кеді	ster Lo	cat	lion		Descr	iption	┝		0	F	unction	1	1	
<u> </u>		D _a IF					81			harge	Pump	\rightarrow					н	IIGH	
		0					- 1		Curr	ent Ga	in			0.95 m	4		3.8	80 mA	
				I					1							I			

2.4.4 TRI-STATE ID, IF

IF SYNTHESIZER CHARGE PUMP TRI-STATE CURRENT

IF R[19]

RF R[17]

The TRI-STATE ID, IF bit allows the charge pump to be switched between a normal operating mode and a high impedance output state. This happens asynchronously with the change in the TRI-STATE ID_o IF bit.

Furthermore, the TRI-STATE ID_o IF bit operates in conjuction with the PWDN IF bit to set a synchronous or an asynchronous powerdown mode.

Control Bit	Register Location	Description	Fun	ction
			0	1
TRI-STATE ID _o IF	IF R[19]	IF Charge Pump TRI-STATE Current	IF Charge Pump Normal Operation	IF Charge Pump Output in High Impedance State

2.5 RF R REGISTER

The RF R register contains the RF R_CNTR, PD_POL RF, ID, RF, and TRI-STATE ID, RF control words, in addition to two bits that compose the FoLD control word. The detailed descriptions and programming information for each control word is discussed in the following sections.

Reg.	Most	t Sign	ifican	t Bit					SH	IFT R	EGIS	FER B	BIT LO	CATI	ON				Leas	t Sigr	nificar	nt Bit
	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•								Data	Field				•		•				Add	ress
																					Fie	əld
RF			TRI-																			
R	F _o LD1	F _o LD3	STATE ID _o	ID _o RF	PD_ POL RF						I	RF R_	CNTF	R[14:0]						0	1
			RF																			1

RF SYNTHESIZER PROGRAMMABLE REFERENCE DIVIDER (R COUNTER) 2.5.1 RF R_CNTR[14:0] RF R[2:16]

The RF reference divider (RF R_CNTR) can be programmed to support divide ratios from 3 to 32767. Divide ratios less than 3 are prohibited.

Divide Ratio							RF R	CNTR	[14:0]						
	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
32767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

2.5.2 PD_POL RF **RF SYNTHESIZER PHASE DETECTOR POLARITY**

The PD_POL RF bit is used to control the RF synthesizer's phase detector polarity based on the VCO tuning characteristics.

Control Bit	Register Location	Description	Fu	nction
			0	1
PD_POL RF	RF R[17]	RF Phase Detector	RF VCO Negative	RF VCO Positive
		Polarity	Tuning	Tuning
			Characteristics	Characteristics
	RF VCO OUTPUT FREQUENCY			

2.5.3 ID_o RF

RF SYNTHESIZER CHARGE PUMP CURRENT GAIN

RF R[18]

RF R[19]

The ID_{o} RF bit controls the RF synthesizer's charge pump gain. Two current levels are available.

Control Bit	Register Location	Description	Fund	ction
			0	1
ID _o RF	RF R[18]	RF Charge Pump	LOW	HIGH
		Current Gain	0.95 mA	3.80 mA

2.5.4 TRI-STATE ID, RF RF SYNTHESIZER CHARGE PUMP TRI-STATE CURRENT

The TRI-STATE ID_o RF bit allows the charge pump to be switched between a normal operating mode and a high impedance output state. This happens asynchronously with the change in the TRI-STATE ID_o RF bit.

Furthermore, the TRI-STATE ID_o RF bit operates in conjuction with the PWDN RF bit to set a synchronous or an asynchronous powerdown mode.

Control Bit	Register Location	Description	Fund	ction
			0	1
TRI-STATE ID _o RF	RF R[19]	RF Charge Pump	RF Charge Pump	RF Charge Pump
		TRI-STATE Current	Normal Operation	Output in High
				Impedance State

2.6 IF N REGISTER

The IF N register contains the IF N_CNTRA, IF N_CNTRB, PRE IF, and PWDN IF control words. The IF N_CNTRA and IF N_CNTRB control words are used to setup the programmable feedback divider. The detailed description and programming information for each control word is discussed in the following sections.

Reg.	Most Significant Bit SHIFT REGISTER BIT LOCATION Le												Leas	Least Significant Bit			
	21	20	19	18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2											1	0	
	Data Field												Add Fie	lress eld			
IF N	PWDN	PRE		IF N_CNTRB[10:0] IF N_CNTRA[6:0]										1	0		

2.6.1 IF N_CNTRA[6:0] IF SYNTHESIZER SWALLOW COUNTER (A COUNTER)

IF N[2:8]

The IF N_CNTRA control word is used to setup the IF synthesizer's A counter. The A counter is a 7-bit swallow counter used in the programmable feedback divider. The IF N_CNTRA control word can be programmed to values ranging from 0 to 15. The three most significant bits are 'don't care bits' in this case.

Divide Ratio		IF N_CNTRA[6:0]											
	6	5	4	3	2	1	0						
0	Х	Х	Х	0	0	0	0						
1	Х	Х	Х	0	0	0	1						
•	•	•	•	•	•	•	•						
15	Х	Х	Х	1	1	1	1						

2.6.2 IF N_CNTRB[10:0] IF

B[10:0] IF SYNTHESIZER PROGRAMMABLE BINARY COUNTER (B COUNTER)

IF N[9:19]

The IF N_CNTRB control word is used to setup the IF synthesizer's B counter. The B counter is an 11-bit programmable binary counter used in the programmable feedback divider. The IF N_CNTRB control word can be programmed to values ranging from 3 to 2047.

Divide		IF N_CNTRB[10:0]										
Ratio	10	9	8	7	6	5	4	3	2	1	0	
3	0	0	0	0	0	0	0	0	0	1	1	
4	0	0	0	0	0	0	0	0	1	0	0	
•	•	•	•	•	•	•	•	•	•	•	•	
2047	1	1	1	1	1	1	1	1	1	1	1	

2.6.3 PRE IF

IF SYNTHESIZER PRESCALER SELECT

IF N[20]

The IF synthesizer utilizes a selectable dual modulus prescaler.

Control Bit	Register Location	Description	Fund	ction
			0	1
PRE IF	IF N[20]	IF Prescaler Select	8/9 Prescaler	16/17 Prescaler
			Selected	Selected

2.6.4 PWDN IF

IF SYNTHESIZER POWERDOWN

IF N[21]

The PWDN IF bit is used to switch the IF PLL between a powered up and powered down mode.

Furthermore, the PWDN IF bit operates in conjuction with the TRI-STATE ID_o IF bit to set a synchronous or an asynchronous powerdown mode.

Control Bit	Register Location	Description	Fund	ction		
			0	1		
PWDN IF	IF N[21]	IF Powerdown	IF PLL Active	IF PLL Powerdown		

2.7 RF N REGISTER

The RF N register contains the RF N_CNTRA, RF N_CNTRB, PRE RF, and PWDN RF control words. The RF N_CNTRA and RF N_CNTRB control words are used to setup the programmable feedback divider. The detailed description and programming information for each control word is discussed in the following sections.

-																						
Reg.	Most	Sign	Significant Bit SHIFT REGISTER BIT LOCATION Least Signi													nificar	nt Bit					
	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Data Field											Add Fie	ress eld								
RF N	PWDN	PRE		RF N_CNTRB[10:0] RF N_CNTRA[6:0]										1	1							

2.7.1 RF N_CNTRA[6:0] RF SYNTHESIZER SWALLOW COUNTER (A COUNTER)

RF N[2:8]

RF N[9:19]

The RF N_CNTRA control word is used to setup the RF synthesizer's A counter. The A counter is a 7-bit swallow counter used in the programmable feedback divider. The RF N_CNTRA control word can be programmed to values ranging from 0 to 127.

Divide Ratio			F	RF N_CNTRA[6:0	0]		
	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1

2.7.2 RF N_CNTRB[10:0] RF SYNTHESIZER PROGRAMMABLE BINARY COUNTER (B COUNTER)

The RF N_CNTRB control word is used to setup the RF synthesizer's B counter. The B counter is an 11-bit programmable binary counter used in the programmable feedback divider. The RF N_CNTRB control word can be programmed to values ranging from 3 to 2047.

Divide		RF N_CNTRB[10:0]											
Ratio	10	9	8	7	6	5	4	3	2	1	0		
3	0	0	0	0	0	0	0	0	0	1	1		
4	0	0	0	0	0	0	0	0	1	0	0		
•	•	•	•	•	•	•	•	•	•	•	•		
2047	1	1	1	1	1	1	1	1	1	1	1		

RF SYNTHESIZER PRESCALER SELECT RF N[20] 2.7.3 PRE RF The RF synthesizer utilizes a selectable dual modulus prescaler. LMX2330U RF Synthesizer Prescaler Select **Control Bit Register Location** Description Function 0 1 PRE RF RF N[20] **RF** Prescaler Select 32/33 Prescaler 64/65 Prescaler Selected Selected LMX2331U and LMX2332U RF Synthesizer Prescaler Select **Control Bit** Description **Register Location** Function 0 1 PRE RF RF N[20] **RF** Prescaler Select 64/65 Prescaler 128/129 Prescaler Selected Selected 2.7.4 PWDN RF **RF SYNTHESIZER POWERDOWN** RF N[21] The PWDN RF bit is used to switch the RF PLL between a powered up and powered down mode. Furthermore, the PWDN RF bit operates in conjuction with the TRI-STATE ID, RF bit to set a synchronous or an asynchronous powerdown mode. **Control Bit Register Location** Description Function 0 1 PWDN RF RF N[21] **RF** Powerdown **RF PLL Active RF PLL Powerdown**

2.0 Programming Description (Continued)

LMX2330U/LMX2331U/LMX2332U

LMX2330U/LMX2331U/LMX2332U

2.8 F_oLD[3:0]

MULTI-FUNCTION OUTPUT SELECT

[RF R[20], IF R[20], RF R [21], IF R[21]]

The F_oLD control word is used to select which signal is routed to the F_oLD pin.

F _o LD3	F _o LD2	F _o LD1	F _o LD0	F _o LD Output State
0	0	0	0	LOW Logic State Output
0	0	0	1	IF PLL R Divider Output, Push-Pull Output
0	0	1	0	RF PLL R Divider Output, Push-Pull Output
0	0	1	1	Open Drain Fastlock Output
0	1	0	0	IF PLL Analog Lock Detect, Push-Pull Output
0	1	0	1	IF PLL N Divider Output, Push-Pull Output
0	1	1	0	RF PLL N Divider Output, Push-Pull Output
0	1	1	1	Reset IF Counters, LOW Logic State Output
1	0	0	0	RF Analog Lock Detect, Push-Pull Output
1	0	0	1	IF PLL R Divider Output, Push-Pull Output
1	0	1	0	RF PLL R Divider Output, Push-Pull Output
1	0	1	1	Reset RF Counters, LOW Logic State Output
1	1	0	0	RF and IF Analog Lock Detect, Push-Pull Output
1	1	0	1	IF PLL N Divider Output, Push-Pull Output
1	1	1	0	RF PLL N Divider Output, Push-Pull Output
1	1	1	1	Reset All Counters, LOW Logic State Output





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.