

August 5, 2008

LMV831/LMV832/LMV834 3 MHz Low Power CMOS, EMI Hardened Operational Amplifiers

General Description

National's LMV831, LMV832, and LMV834 are CMOS input, low power op amp IC's, providing a low input bias current, a wide temperature range of -40°C to 125°C and exceptional performance making them robust general purpose parts. Additionally, the LMV831/LMV832/LMV834 are EMI hardened to minimize any interference so they are ideal for EMI sensitive applications.

The unity gain stable LMV831/LMV832/LMV834 feature 3.3 MHz of bandwidth while consuming only 0.24 mA of current per channel. These parts also maintain stability for capacitive loads as large as 200 pF. The LMV831/LMV832/LMV834 provide superior performance and economy in terms of power and space usage.

This family of parts has a maximum input offset voltage of 1 mV, a rail-to-rail output stage and an input common-mode voltage range that includes ground. Over an operating range from 2.7V to 5.5V the LMV831/LMV832/LMV834 provide a PSRR of 93 dB, and a CMRR of 91 dB. The LMV831 is offered in the space saving 5-Pin SC70 package, the LMV832 in the 8-Pin MSOP and the LMV834 is offered in the 14-Pin TSSOP package.

Features

Unless	otherwise	noted,	typical	values	at	$T_A =$	25°C,
V+= 3.3	V						


 Supply voltage 	2.7V to 5.5V
 Supply current (per channel) 	240 µA
Input offset voltage	1 mV max
Input bias current	0.1 pA
■ GBW	3.3 MHz
EMIRR at 1.8 GHz	120 dB
Input noise voltage at 1 kHz	12 nV/√Hz
 Slew rate 	2 V/µs
 Output voltage swing 	Rail-to-Rail
A	

Output current drive 30 mA
 Operating ambient temperature range -40°C to 125°C

Applications

- Photodiode preamp
- Piezoelectric sensors
- Portable/battery-powered electronic equipment
- Filters/buffers
- PDAs/phone accessories

Typical Application



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 2)	
Human Body Model	2 kV
Charge-Device Model	1 kV
Machine Model	200V
V _{IN} Differential	± Supply Voltage
V _{IN} Differential Supply Voltage (V _S = V+ − V−)	± Supply Voltage 6V
111	11,5 0

Storage Temperature Range	–65°C to 150°C
Junction Temperature (Note 3)	150°C
Soldering Information	
Infrared or Convection (20 sec)	260°C

Operating Ratings (Note 1)

Temperature Range (Note 3)	–40°C to 125°C
Supply Voltage ($V_S = V^+ - V^-$)	2.7V to 5.5V
Package Thermal Resistance (θ_{JA} (No	te 3))
5-Pin SC-70	302°C/W
8-Pin MSOP	217°C/W
14-Pin TSSOP	135°C/W

3.3V Electrical Characteristics (Note 4)

Unless otherwise specified, all limits are guaranteed for at $T_A = 25^{\circ}C$, $V^+ = 3.3V$, $V^- = 0V$, $V_{CM} = V^+/2$, and $R_L = 10 \text{ k}\Omega$ to $V^+/2$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
V _{OS}	Input Offset Voltage (Note 9)			±0.25	±1.00 ±1.23	mV
TCV _{OS}	Input Offset Voltage Temperature Drift (Notes 9, 10)			±0.5	±1.5	μV/°C
I _B	Input Bias Current (Note 10)			0.1	10 500	pА
I _{os}	Input Offset Current			1		pА
CMRR	Common-Mode Rejection Ratio (Note 9)	$0.2V \le V_{\rm CM} \le V^+ - 1.2V$	76 75	91		dB
PSRR	Power Supply Rejection Ratio (Note 9)	2.7V ≤ V+ ≤ 5.5V, V _{OUT} = 1V	76 75	93		dB
EMIRR	EMI Rejection Ratio, IN+ and IN- (Note 8)	$V_{RF_{PEAK}}$ =100 mV _P (-20 dB _P), f = 400 MHz		80		
		V _{RF_PEAK} =100 mV _P (–20 dB _P), f = 900 MHz		90		dB
		V _{RF_PEAK} =100 mV _P (-20 dB _P), f = 1800 MHz		110		
		V _{RF_PEAK} =100 mV _P (-20 dB _P), f = 2400 MHz		120		
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 65 dB	-0.1		2.1	V
A _{VOL}	Large Signal Voltage Gain (Note 11)	$R_L = 2 k\Omega$, $V_{OUT} = 0.15V \text{ to } 1.65V$, $V_{OUT} = 3.15V \text{ to } 1.65V$	102 102	121		
		$R_L = 10 kΩ,$ $V_{OUT} = 0.1V$ to 1.65V, $V_{OUT} = 3.2V$ to 1.65V	104 104	126		dB
V _{OUT}	Output Voltage Swing High	$R_L = 2 k\Omega$ to V+/2		29	36 43	
		$R_L = 10 \text{ k}\Omega$ to V+/2		6	8 9	mV fron
	Output Voltage Swing Low	$R_L = 2 k\Omega$ to V+/2		23	34 43	either ra
		$R_L = 10 \text{ k}\Omega \text{ to V}^+/2$		5	8 10	

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units	
I _{OUT}	Output Short Circuit Current	Sourcing, V _{OUT} = V _{CM} , V _{IN} = 100 mV	27 22	28			
		Sinking, $V_{OUT} = V_{CM}$, $V_{IN} = -100 \text{ mV}$	27 21	32		– mA	
s	Supply Current	LMV831		0.24	0.27 0.30		
	LMV832		0.46	0.51 0.58	mA		
		LMV834		0.96			
SR	Slew Rate (Note 7)	A _V = +1, V _{OUT} = 1 V _{PP} , 10% to 90%		2		V/µs	
GBW	Gain Bandwidth Product			3.3		MHz	
Φ _m	Phase Margin			65		deg	
e _n	Input Referred Voltage Noise Density	f = 1 kHz		12			
		f = 10 kHz		10		nV/√Hz	
n	Input Referred Current Noise Density	f = 1 kHz		0.005		pA/√Hz	
R _{OUT}	Closed Loop Output Impedance	f = 2 MHz		500		Ω	
CIN	Common-mode Input Capacitance			15		pF	
	Differential-mode Input Capacitance			20			
THD+N	Total Harmonic Distortion + Noise	f = 1 kHz, A _V = 1, BW ≥ 500 kHz		0.02		%	

5V Electrical Characteristics (Note 4)

Unless otherwise specified, all limits are guaranteed for at $T_A = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V^+/2$, and $R_L = 10 \text{ k}\Omega$ to $V^+/2$. Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
V _{OS}	Input Offset Voltage (Note 9)			±0.25	±1.00 ±1.23	mV
TCV _{OS}	Input Offset Voltage Temperature Drift (Notes 9, 10)			±0.5	±1.5	µV/°C
I _B	Input Bias Current (Note 10)			0.1	10 500	pА
I _{os}	Input Offset Current			1		pА
CMRR	Common-Mode Rejection Ratio (Note 9)	$0V \le V_{CM} \le V^+ - 1.2V$	77 77	93		dB
PSRR	Power Supply Rejection Ratio (Note 9)	$2.7V \le V^+ \le 5.5V$, $V_{OUT} = 1V$	76 75	93		dB
EMIRR	EMI Rejection Ratio, IN+ and IN- (Note 8)	V _{RF_PEAK} =100 mV _P (-20 dB _P), f = 400 MHz		80		
		V _{RF_PEAK} =100 mV _P (-20 dB _P), f = 900 MHz		90		٩D
		V _{RF_PEAK} =100 mV _P (-20 dB _P), f = 1800 MHz		110		dB
		V _{RF_PEAK} =100 mV _P (-20 dB _P), f = 2400 MHz		120		
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 65 dB	-0.1		3.8	V

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units	
A _{VOL}	Large Signal Voltage Gain (Note 11)		107 106	127		dB	
		$\label{eq:relation} \begin{split} R_L &= 10 \; k\Omega, \\ V_{OUT} &= 0.1 V \; to \; 2.5 V, \\ V_{OUT} &= 4.9 V \; to \; 2.5 V \end{split}$	107 107	130		UD	
V _{OUT}	Output Voltage Swing High	$R_L = 2 k\Omega$ to V+/2		32	42 49		
		$R_L = 10 \text{ k}\Omega \text{ to } V^+/2$		6	9 10	mV fron	
	Output Voltage Swing Low	$R_L = 2 k\Omega$ to V+/2		27	43 52	either ra	
		$R_L = 10 \text{ k}\Omega \text{ to } V^+/2$		6	10 12		
I _{OUT}	Output Short Circuit Current	Sourcing $V_{OUT} = V_{CM}$ $V_{IN} = 100 \text{ mV}$	59 49	66		mA	
		Sinking $V_{OUT} = V_{CM}$ $V_{IN} = -100 \text{ mV}$	50 41	64		ША	
I _S	Supply Current	LMV831		0.25	0.27 0.31		
		LMV832		0.47	0.52 0.60	mA	
		LMV834		1.00			
SR	Slew Rate (Note 7)	A _V = +1, V _{OUT} = 2V _{PP} , 10% to 90%		2		V/µs	
GBW	Gain Bandwidth Product			3.3		MHz	
Φ _m	Phase Margin			65		deg	
e _n	Input Referred Voltage Noise	f = 1 kHz f = 10 kHz		12 10		nV/√Hz	
i _n	Input Referred Current Noise	f = 1 kHz		0.005		pA/√Hz	
R _{OUT}	Closed Loop Output Impedance	f = 2 MHz		500		Ω	
	Common-mode Input Capacitance			14			
	Differential-mode Input Capacitance			20		рF	
THD+N	Total Harmonic Distortion + Noise	f = 1 kHz, A _V = 1, BW ≥ 500 kHz		0.02		%	

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics Tables.

Note 2: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

Note 3: The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/|\theta_{JA}|$. All numbers apply for packages soldered directly onto a PC board.

Note 4: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$.

Note 5: Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

Note 6: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlations using statistical quality control (SQC) method.

Note 7: Number specified is the slower of positive and negative slew rates.

Note 8: The EMI Rejection Ratio is defined as EMIRR = 20log ($V_{RF_PEAK}/\Delta V_{OS}$).

Note 9: The typical value is calculated by applying absolute value transform to the distribution, then taking the statistical average of the resulting distribution.

Note 10: This parameter is guaranteed by design and/or characterization and is not tested in production.

Note 11: The specified limits represent the lower of the measured values for each output range condition.

LMV831 Single/ LMV832 Dual/ LMV834 Quad

IN D


IN D⁺

IN C

OUT C


• v-


Connection Diagrams




Ordering Information


Package	Part Number	Package Marking	Transport Media	NSC Drawing	Status
5-Pin SC-70	LMV831MG	AFA	1k Units Tape and Reel	MAA05A	Preliminary
5-Pill 5C-70	LMV831MGX		3k Units Tape and Reel	IVIAA05A	Preiminary
8-Pin MSOP	LMV832MM	AU5A	1k Units Tape and Reel	MUA08A	Release
0-PIII 10130P	LMV832MMX	AUSA	3.5k Units Tape and Reel	MUAU6A	Release
14-Pin TSSOP	LMV834MT	LMV834MT	94 Units/Rail	MTC14	Draliminany
14-FIII 1550P	LMV834MTX		2.5k Units Tape and Reel	WI1C14	Preliminary









www.national.com



Supply Current vs. Supply Voltage Single LMV831




Supply Current vs. Supply Voltage Quad LMV834




Input Bias Current vs. V_{CM} at 125°C 500 T_A = 125°C 400 300 200 100 IBIAS (pA) 0 5.0V--100 -200 -300 -400 -500 0 1 2 3 4 5 6 -1 V_{CM} (V)

30024117


Supply Current vs. Supply Voltage Dual LMV832




Supply Current vs. Temperature Single LMV831




www.national.com




Sinking Current vs. Supply Voltage




Output Swing High vs. Supply Voltage $\rm R_L$ = 2 $\rm k\Omega$






Sourcing Current vs. Supply Voltage




Output Swing High vs. Supply Voltage $R_L = 10 \text{ k}\Omega$




30024127







Output Voltage Swing vs. Load Current at V⁺ = 3.3V




Open Loop Frequency Response vs. Temperature




Output Swing Low vs. Supply Voltage $R_L = 10 \text{ k}\Omega$




Output Voltage Swing vs. Load Current at V⁺ = 5.0V









30024133









30024136

Large Signal Step Response with Gain = 1




v


30024138



Channel Separation vs. Frequency




Large Signal Step Response with Gain = 10





1 us/DIV


30024139



















EMIRR IN+ vs. Power at 1800 MHz







Application Information

INTRODUCTION

The LMV831, LMV832 and LMV834 are operational amplifiers with excellent specifications, such as low offset, low noise and a rail-to-rail output. These specifications make the LMV831, LMV832 and LMV834 great choices for medical and instrumentation applications such as diagnosis equipment. The low supply current is perfectly suited for battery powered equipment. The small packages, SC-70 package for the LMV831, the MSOP package for the dual LMV832 and the TSSOP package for the guad LMV834, make these parts a perfect choice for portable electronics. Additionally, the EMI hardening makes the LMV831, LMV832 or LMV834 a must for almost all op amp applications. Most applications are exposed to Radio Frequency (RF) signals such as the signals transmitted by mobile phones or wireless computer peripherals. The LMV831. LMV832 and LMV834 will effectively reduce disturbances caused by RF signals to a level that will be hardly noticeable. This again reduces the need for additional filtering and shielding. Using this EMI resistant series of op amps will thus reduce the number of components and space needed for applications that are affected by EMI, and will help applications, not yet identified as possible EMI sensitive, to be more robust for EMI.

INPUT CHARACTERISTICS

The input common mode voltage range of the LMV831, LMV832 and LMV834 includes ground, and can even sense well below ground. The CMRR level does not degrade for input levels up to 1.2V below the supply voltage. For a supply voltage of 5V, the maximum voltage that should be applied to the input for best CMRR performance is thus 3.8V.

When not configured as unity gain, this input limitation will usually not degrade the effective signal range. The output is rail-to-rail and therefore will introduce no limitations to the signal range.

The typical offset is only 0.25 mV, and the TCV_{OS} is 0.5 $\mu V/^{\circ}C$, specifications close to precision op amps.

CMRR MEASUREMENT

The CMRR measurement results may need some clarification. This is because different setups are used to measure the AC CMRR and the DC CMRR.

The DC CMRR is derived from ΔV_{OS} versus ΔV_{CM} . This value is stated in the tables, and is tested during production testing. The AC CMRR is measured with the test circuit shown in *Figure 1*.





FIGURE 1. AC CMRR Measurement Setup

The configuration is largely the usually applied balanced configuration. With potentiometer P1, the balance can be tuned to compensate for the DC offset in the DUT. The main difference is the addition of the buffer. This buffer prevents the open-loop output impedance of the DUT from affecting the balance of the feedback network. Now the closed-loop output impedance of the buffer is a part of the balance. As the closedloop output impedance is much lower, and by careful selection of the buffer also has a larger bandwidth, the total effect is that the CMRR of the DUT can be measured much more accurately. The differences are apparent in the larger measured bandwidth of the AC CMRR.

One artifact from this test circuit is that the low frequency CMRR results appear higher than expected. This is because in the AC CMRR test circuit the potentiometer is used to compensate for the DC mismatches. So, mainly AC mismatch is all that remains. Therefore, the obtained DC CMRR from this AC CMRR test circuit tends to be higher than the actual DC CMRR based on DC measurements.

The CMRR curve in *Figure 2* shows a combination of the AC CMRR and the DC CMRR.



OUTPUT CHARACTERISTICS

As already mentioned the output is rail-to-rail. When loading the output with a 10 $k\Omega$ resistor the maximum swing of the output is typically 6 mV from the positive and negative rail. The output of the LMV831/LMV832/LMV834 can drive currents up to 30 mA at 3.3V and even up to 65 mA at 5V

The LMV831/LMV832/LMV834 can be connected as non-inverting unity-gain amplifiers. This configuration is the most sensitive to capacitive loading. The combination of a capacitive load placed at the output of an amplifier along with the amplifier's output impedance creates a phase lag, which reduces the phase margin of the amplifier. If the phase margin is significantly reduced, the response will be under damped which causes peaking in the transfer and, when there is too much peaking, the op amp might start oscillating. The LMV831/LMV832/LMV834 can directly drive capacitive loads up to 200 pF without any stability issues. In order to drive heavier capacitive loads, an isolation resistor, R_{ISO}, should be used, as shown in Figure 3. By using this isolation resistor, the capacitive load is isolated from the amplifier's output, and hence, the pole caused by C₁ is no longer in the feedback loop. The larger the value of $\mathsf{R}_{\mathsf{ISO}},$ the more stable the amplifier will be. If the value of $\rm R_{\rm ISO}$ is sufficiently large, the feedback loop will be stable, independent of the value of C_L. However, larger values of RISO result in reduced output swing and reduced output current drive.




FIGURE 3. Isolating Capacitive Load

A resistor value of around 150 $\!\Omega$ would be sufficient. As an example some values are given in the following table, for 5V.

C _{LOAD}	R _{ISO}
300 pF	165Ω
400 pF	175Ω
500 pF	185Ω

EMIRR

With the increase of RF transmitting devices in the world, the electromagnetic interference (EMI) between those devices and other equipment becomes a bigger challenge. The LMV831, LMV832 and LMV834 are EMI hardened op amps which are specifically designed to overcome electromagnetic interference. Along with EMI hardened op amps, the EMIRR parameter is introduced to unambiguously specify the EMI performance of an op amp. This section presents an overview of EMIRR. A detailed description on this specification for EMI hardened op amps can be found in Application Note AN-1698. The dimensions of an op amp IC are relatively small compared to the wavelength of the disturbing RF signals. As a result the op amp itself will hardly receive any disturbances.

The RF signals interfering with the op amp are dominantly received by the PCB and wiring connected to the op amp. As a result the RF signals on the pins of the op amp can be represented by voltages and currents. This representation significantly simplifies the unambiguous measurement and specification of the EMI performance of an op amp.

RF signals interfere with op amps via the non-linearity of the op amp circuitry. This non-linearity results in the detection of the so called out-of-band signals. The obtained effect is that the amplitude modulation of the out-of-band signal is down-converted into the base band. This base band can easily overlap with the band of the op amp circuit. As an example *Figure 4* depicts a typical output signal of a unity-gain connected op amp in the presence of an interfering RF signal. Clearly the output voltage varies in the rhythm of the on-off keying of the RF carrier.




FIGURE 4. Offset voltage variation due to an interfering RF signal

EMIRR DEFINITION

To identify EMI hardened op amps, a parameter is needed that quantitatively describes the EMI performance of op amps. A quantitative measure enables the comparison and the ranking of op amps on their EMI robustness. Therefore the EMI Rejection Ratio (EMIRR) is introduced. This parameter describes the resulting input-referred offset voltage shift of an op amp as a result of an applied RF carrier (interference) with a certain frequency and level. The definition of EMIRR is given by:

$$\mathsf{EMIRR}_{\mathsf{V}_{\mathsf{RF}}\mathsf{PEAK}} = 20 \log \left(\frac{\mathsf{V}_{\mathsf{RF}}\mathsf{PEAK}}{\Delta \mathsf{V}_{\mathsf{OS}}} \right)$$

In which V_{RF_PEAK} is the amplitude of the applied un-modulated RF signal (V) and ΔV_{OS} is the resulting input-referred offset voltage shift (V). The offset voltage depends quadratically on the applied RF level, and therefore, the RF level at which the EMIRR is determined should be specified. The standard level for the RF signal is 100 mV_P. Application Note AN-1698 addresses the conversion of an EMIRR measured for an other signal level than 100 mV_P. The interpretation of the EMIRR parameter is straightforward. When two op amps have an EMIRR which differ by 20 dB, the resulting error signals when used in identical configurations, differ by 20 dB as well. So, the higher the EMIRR, the more robust the op amp.

Coupling an RF Signal to the IN+ Pin

Each of the op amp pins can be tested separately on EMIRR. In this section the measurements on the IN+ pin (which, based on symmetry considerations, also apply to the IN- pin) are discussed. In Application Note AN-1698 the other pins of the op amp are treated as well. For testing the IN+ pin the op amp is connected in the unity gain configuration. Applying the RF signal is straightforward as it can be connected directly to the IN+ pin. As a result the RF signal path has a minimum of components that might affect the RF signal level at the pin. The circuit diagram is shown in *Figure 5*. The PCB trace from RF_{IN} to the IN+ pin should be a 50 Ω stripline in order to match the RF impedance of the cabling and the RF generator. On the PCB a 50 Ω termination is used. This 50 Ω resistor is also used to set the bias level of the IN+ pin to ground level. For determining the EMIRR, two measurements are needed: one is measuring the DC output level when the RF signal is off; and the other is measuring the DC output level when the RF signal is switched on. The difference of the two DC levels is the output voltage shift as a result of the RF signal. As the op amp is in the unity gain configuration, the input referred offset voltage shift.




FIGURE 5. Circuit for coupling the RF signal to IN+


Cell Phone Call

The effect of electromagnetic interference is demonstrated in a setup where a cell phone interferes with a pressure sensor application. The application is shown in *Figure 7*.

This application needs two op amps and therefore a dual op amp is used. The op amp configured as a buffer and connected at the negative output of the pressure sensor prevents the loading of the bridge by resistor R2. The buffer also prevents the resistors of the sensor from affecting the gain of the following gain stage. The op amps are placed in a single supply configuration.

The experiment is performed on two different dual op amps: a typical standard op amp and the LMV832, EMI hardened dual op amp. A cell phone is placed on a fixed position a couple of centimeters from the op amps in the sensor circuit.

When the cell phone is called, the PCB and wiring connected to the op amps receive the RF signal. Subsequently, the op amps detect the RF voltages and currents that end up at their pins. The resulting effect on the output of the second op amp is shown in *Figure 6*.



30024168

FIGURE 6. Comparing EMI Robustness

The difference between the two types of dual op amps is clearly visible. The typical standard dual op amp has an output shift (disturbed signal) larger than 1V as a result of the RF signal transmitted by the cell phone. The LMV832, EMI hardened op amp does not show any significant disturbances. This means that the RF signal will not disturb the signal entering the ADC when using the LMV832.




FIGURE 7. Pressure Sensor Application

DECOUPLING AND LAYOUT

Care must be given when creating a board layout for the op amp. For decoupling the supply lines it is suggested that 10 nF capacitors be placed as close as possible to the op amp. For single supply, place a capacitor between V+ and V-. For dual supplies, place one capacitor between V+ and the board ground, and a second capacitor between ground and V-. Even with the LMV831/LMV832/LMV834 inherent hardening against EMI, it is still recommended to keep the input traces short and as far as possible from RF sources. Then the RF signals entering the chip are as low as possible, and the remaining EMI can be, almost, completely eliminated in the chip by the EMI reducing features of the LMV831/LMV832/LMV834.

PRESSURE SENSOR APPLICATION

The LMV831/LMV832/LMV834 can be used for pressure sensor applications. Because of their low power the LMV831/ LMV832/LMV834 are ideal for portable applications, such as blood pressure measurement devices, or portable barometers. This example describes a universal pressure sensor that can be used as a starting point for different types of sensors and applications.

Pressure Sensor Characteristics


The pressure sensor used in this example functions as a Wheatstone bridge. The value of the resistors in the bridge change when pressure is applied to the sensor. This change of the resistor values will result in a differential output voltage, depending on the sensitivity of the sensor and the applied pressure. The difference between the output at full scale pressure and the output at zero pressure is defined as the span of the pressure sensor. A typical value for the span is 100 mV. A typical value for the resistors in the bridge is 5 k Ω . Loading of the resistor bridge could result in incorrect output voltages of the sensor. Therefore the selection of the circuit configuration, which connects to the sensor, should take into account a minimum loading of the sensor.

Pressure Sensor Example


The configuration shown in *Figure 7* is simple, and is very useful for the read out of pressure sensors. With two op amps in this application, the dual LMV832 fits very well. The op amp configured as a buffer and connected at the negative output of the pressure sensor prevents the loading of the bridge by resistor R2. The buffer also prevents the resistors of the sensor from affecting the gain of the following gain stage. Given the differential output voltage V_S of the pressure sensor, the output signal of this op amp configuration, V_{QUT}, equals:

$$V_{OUT} = \frac{V_{DD}}{2} - \frac{V_S}{2} \left(1 + 2 \times \frac{R1}{R2} \right)$$

To align the pressure range with the full range of an ADC, the power supply voltage and the span of the pressure sensor are needed. For this example a power supply of 5V is used and the span of the sensor is 100 mV. When a 100 Ω resistor is used for R2, and a 2.4 k Ω resistor is used for R1, the maximum voltage at the output is 4.95V and the minimum voltage is 0.05V. This signal is covering almost the full input range of the ADC. Further processing can take place in the microprocessor following the ADC.



LMV831 Single/ LMV832 Dual/ LMV834 Quad



14-Pin TSSOP NS Package Number MTC14

Notes

Notes

For more National Semiconductor product informatio	on and proven design tools, visit the following Web sites at:
--	---

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench
Audio	www.national.com/audio	Analog University	www.national.com/AU
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns
Power Management	www.national.com/power	Feedback	www.national.com/feedback
Switching Regulators	www.national.com/switchers		
LDOs	www.national.com/ldo		
LED Lighting	www.national.com/led		
PowerWise	www.national.com/powerwise		
Serial Digital Interface (SDI)	www.national.com/sdi		
Temperature Sensors	www.national.com/tempsensors		
Wireless (PLL/VCO)	www.national.com/wireless		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com