

Quad SPST High Voltage CMOS Analog Switches

- ✓ LMC13334 4 Normally Open Switches with Disable *040845*
- ✓ LMC13204 4 Normally Open Switches *040846*
- ✓ LMC13335 4 Normally Open Switches with Latches *040847*

General Description




These switches utilize National's high voltage epitaxial CMOS process allowing operation to 40V. The analog voltage is allowed to swing over the entire supply range.

The LMC13334 is pin compatible with the LF13331. The LMC13204 is pin compatible with the LF13202. The LMC13335 is a new latched version.

Features

- $R_{ON} = 50\Omega$ (typical)
- TTL compatible inputs
- 5V to 40V operation
- Break-before-make operation

Connection Diagrams (Dual-In-Line Packages) (All switches shown are for Logic "0")



5-61

Red

OR 16

003654

T-3654

NSC

Test Circuit




FIGURE 1. Typical Circuit for One Switch

TL/H/8558-4

Absolute Maximum Ratings (Note 1)

(All voltages referred to V_R)

Positive Supply (V^+)	+22V
Negative Supply (V^-)	-22V
Logic Input Voltage (Note 4)	-0.2V to V^+ + 0.2V
Analog Voltage (Note 4)	V^- - 0.2V to V^+ + 0.2V
Analog Current	20 mA
Power Dissipation	500 mW
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C

Operating Ratings (Note 1)

Positive Supply (V^+)	+5V to +20V
Negative Supply (V^-)	0V to -20V
Analog Voltage	V^- to V^+
Temperature Range	-55°C to +125°C

Electrical Characteristics

The following characteristics apply for $V^+ = +15V$, $V^- = -15V$, and $T_A = 25^\circ C$ unless otherwise specified

Symbol	Parameter	Conditions	Typical (Note 2)	Test Limit (Note 3)	Units
R_{ON}	"ON" Resistance	$V_A = 0, \pm 10V$	50	75	Ω (max)
R_{ON} Match	"ON" Resistance Matching Between Switches	$V_A = 0, V^+ = 5V, V^- = 0V$	140		Ω (max)
V_A	Analog Voltage Range	$V_A = 0, \pm 10V$	2	5	Ω (max)
			± 15	± 15	V (min)
$I_{S(ON)} + I_{D(ON)}$	Leakage Current in ON Condition	$V_S, V_D = \pm 14V$	2	5	nA (max)
$I_{S(OFF)}$	Source Current in "OFF" Condition	$V_S = \pm 14V \quad V_D = \pm 14V$	2	5	nA (max)
$I_{D(OFF)}$	Drain Current in "OFF" Condition	$V_D = \pm 14V \quad V_S = \pm 14V$	2	5	nA (max)
V_{IH}	Logical "1" Input Voltage	$V_R = 0$	1.4	2.0	V (min)
V_{IL}	Logical "0" Input Voltage		1.4	0.8	V (max)
I_{IH}	Logical "1" Input Current		0.001	100	nA (max)
I_{IL}	Logical "0" Input Current		30	60	μA (max)
C_S (OFF)	Source Capacitance	$V_A = 0$ Switch Off	10		pF
C_D (OFF)	Drain Capacitance	$V_A = 0$ Switch Off	10		pF
C_S (ON) + C_D (ON)	Active S + D Capacitance	$V_A = 0$ Switch On	55		pF
Iso(OFF)	"OFF" Isolation	$R_L = 1k \quad f = 100 \text{ kHz}$	-70		dB
CT	Crosstalk	$R_L = 1k \quad f = 100 \text{ kHz}$	-90		dB
I_{V^-}	Negative Supply Current	All Switches Off	0	0.05	mA (max)
I_R	Reference Supply Current	All Switches Off	0.6	1.5	mA (max)
I_{V^+}	Positive Supply Current	All Switches Off	0.7	1.5	mA (max)

Timing Characteristics LMC13335

The following characteristics apply for $V^+ = +15V$, $V^- = -15V$, and $T_A = 25^\circ C$ unless otherwise specified

Symbol	Parameter	Conditions	Typical (Note 2)	Test Limit (Note 3)	Units
t_{ON}	Delay Time "ON"	$V_S = \pm 10V$	550	850	ns (max)
t_{OFF}	Delay Time "OFF"	$V_S = \pm 10V$	300	650	ns (max)
t_W	Write Pulse Width		260	380	ns (min)
t_{DS}	Data Set Up Time	$t_W = 380\text{ ns}$	120	250	ns (min)
t_{DH}	Data Hold Time	$t_W = 380\text{ ns}$	120	250	ns (min)
t_{CS}	Control Set Up Time	$t_W = 380\text{ ns}$	260	380	ns (min)
t_{CH}	Control Hold Time	$t_W = 380\text{ ns}$	0	0	ns (min)

Note 1: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating device beyond its specified operating conditions.

Note 2: Typicals represent the most likely parametric norm.

Note 3: Guaranteed and 100% production tested.












Note 4: When inputs are driven beyond these voltage limits, internal clamp diodes turn on. If the input current is limited to less than 20 mA, the overdrive will not be harmful to the device. The same precautions apply when signals are present while power supplies are off.

Timing Characteristics LMC 13334/204

The following characteristics apply for $V^+ = +15V$, $V^- = -15V$, and $T_A = 25^\circ C$ unless otherwise specified

Symbol	Parameter	Conditions	Typical (Note 2)	Test Limit (Note 3)	Units
t_{ON}	Delay Time "ON"	$V_S = \pm 10V$	300	550	ns (max)
t_{OFF}	Delay Time "OFF"	$V_S = \pm 10V$	250	500	ns (max)

Typical Performance Characteristics



Application Hints

GENERAL INFORMATION

These devices are monolithic quad CMOS analog switches with 50Ω typical "ON" resistance and operation on single-ended supply voltages ranging from 5 volts to 20 volts or split supplies up to ± 20 volts. The allowable analog signal swing includes the supply voltages, resulting in 6 dB greater signal handling capability than comparable JFET analog switches. Each switch is controlled by TTL or CMOS level signals at its logic input and is designed to turn "OFF" faster than it turns "ON". This helps avoid momentarily connecting two analog signal sources together when switching from one source to the other.

LOGIC INPUTS

The threshold voltage for the logic inputs (IN1 through IN4, $\overline{wr}$, $\overline{cs}$, DIS, Reset1, Reset2, and ON/OFF) is set using the reference pin (V_R). The threshold will be equal to two diode forward voltages above V_R , or about 1.4V at room temperature, so that if the V_R pin is connected to ground, the logic inputs will be compatible with either TTL or CMOS logic signals. Voltages between V_R and the positive supply may be applied to the logic input with no errors in switch states. Any logic pins left unconnected will float "high". The logic inputs are diode-clamped to V_R , so logic signals should be current-limited to less than 20 mA if they are expected to drop below this voltage. V_R may be set to any voltage between $V^+ - 5V$ and $V^+ - 20V$.

The LMC13335's logic input states may be latched using the $\overline{wr}$ and $\overline{cs}$ pins. If the $\overline{wr}$ and $\overline{cs}$ pins are both low, the data on the logic inputs will be active. Pulling $\overline{cs}$ and/or $\overline{wr}$ high will latch the data on the logic inputs. The ON/OFF pin

can be used in conjunction with the two Reset pins to either open or close all of the switches regardless of the states of the other control inputs. Pulling either Reset1, Reset2, or both pins low will set all the switches in the state dictated by the ON/OFF pin (high for ON, low for OFF).

The disable ($\overline{DIS}$) pin on the LMC13334 may be used to turn all of the switches off independent of the logic inputs. To accomplish this, apply a logic "low" voltage to the disable pin. If the disable function is not needed, the disable pin may be left floating.

"ON" RESISTANCE VARIATIONS

As the typical performance curves show, "ON" resistance of the switches is lowest and most nearly constant when the supply voltages are highest. Therefore, when maximum linearity is desired, the supply voltages should be as close to the maximum operating ratings as possible. Variations in R_{on} can also be minimized by keeping the analog voltage swing small.


ANALOG VOLTAGE AND CURRENT LIMITATIONS

Analog signal voltages can swing to either supply. If larger signals are expected, they should be current limited to less than 20 mA.

SWITCHING TRANSIENTS


When a switch is turned OFF or ON, transient signals will appear at the load due to injection of charge from the FET gate to the channel. These transients are on the order of 500 mV in amplitude and 100 ns in duration, depending on the load impedance.

Physical Dimensions inches (millimeters)




Ceramic Dual-In-Line Package (J)
Order Number LMC13204J, LMC13334J,
NS Package J16A

J16A (REV K)


Physical Dimensions inches (millimeters) (Continued)

Ceramic Dual-In-Line Package (J)
Order Number LMC1335J
NS Package J20A



**Molded Dual-In-Line Package (N)
Order Number LMC13204N, LMC13334N
NS Package N16E**

Physical Dimensions inches (millimeters) (Continued)



Molded Dual-In-Line Package (N)
Order Number LMC13335N
NS Package Number N20A

N20A (REV F)

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
 2900 Semiconductor Drive
 P.O. Box 58090
 Santa Clara, CA 95052-8090
 Tel: (408) 721-5000
 TWX: (910) 339-9240

National Semiconductor GmbH
 Westendstrasse 193-195
 D-8000 Munchen 21
 West Germany
 Tel: (089) 5 70 95 01
 Telex: 522772

NS Japan Ltd.
 4-403 Ikebukuro,
 Toshima-ku,
 Tokyo 171, Japan
 Tel: (03) 988-2131
 FAX: 011-81-3-988-1700

National Semiconductor Hong Kong Ltd.
Southeast Asia Marketing
 Austin Tower, 4th Floor
 22-26 Austin Avenue
 Tsimshatsui, Kowloon, H.K.
 Tel: 3-7231290, 3-7243645
 Cable: NSSEAMKTG
 Telex: 52996 NSSEA HX

National Semicondutores Do Brasil Ltda.
 Av. Brig. Faria Lima, 830
 8 Andar
 01452 Sao Paulo, SP, Brasil
 Tel: (55/11) 212-5066
 Telex: 391-1131931 NSBR BR

National Semiconductor (Australia) PTY, Ltd.
 21/3 High Street
 Bayswater, Victoria 3153
 Tel: (03) 729-6333
 Telex: AA32096